{| class="wikitable" style="white-space: nowrap;"
! Notation notation !! Meaning !! Respective Opcode Bits
|-
| A || 16-bit address or immediate || alalalal ahahahah
| J || Half index register (ixh, ixl, iyh, iyl) || (i, b) = (0, 0), (0, 1), (1, 0), (1, 1)
|-
| N n || 8-bit immediate || nnnnnnnn
|-
| P || 16-bit register pair (bc, de, hl, af) || pp = 00, 01, 10, 11
* 3 = undocumented, bit 3 of the result byte
* P = parity (set if the result byte has an even number of bits set) or overflow (set when crossing the boundary of the signed range); always specified
* N n = negative, set if the previous operation was a subtraction; always specified
* C = carry, the theoretical bit 8 of the result byte
* 0 = always reset
{| class="wikitable" style="white-space: nowrap;"
|-
! Instruction !! Opcode !! NOPs nOPs !! Cycles !! S !! Z !! 5 !! H !! 3 !! P !! N n !! C !! Effect !! Description
|-
| add a,R || 10000rrr || 1 || 4 (4) || + || + || + || + || + || V || 0 || + || a += R ||rowspan=5|Add
| add a,J || 11i11101 1000010b || 2 || 8 (4,4) || + || + || + || + || + || V || 0 || + || a += J
|-
| add a,N n || 11000110 nnnnnnnn || 2 || 7 (4,3) || + || + || + || + || + || V || 0 || + || a += Nn
|-
| add a,(hl) || 10000110 || 2 || 7 (4,3) || + || + || + || + || + || V || 0 || + || a += (hl)
| adc a,J || 11i11101 1000110b || 2 || 8 (4,4) || + || + || + || + || + || V || 0 || + || a += J + cf
|-
| adc a,N n || 11001110 nnnnnnnn || 2 || 7 (4,3) || + || + || + || + || + || V || 0 || + || a += N n + cf
|-
| adc a,(hl) || 10001110 || 2 || 7 (4,3) || + || + || + || + || + || V || 0 || + || a += (hl) + cf
| sub J || 11i11101 1001010b || 2 || 8 (4,4) || + || + || + || + || + || V || 1 || + || a -= J
|-
| sub N n || 11010110 nnnnnnnn || 2 || 7 (4,3) || + || + || + || + || + || V || 1 || + || a -= Nn
|-
| sub (hl) || 10010110 || 2 || 7 (4,3) || + || + || + || + || + || V || 1 || + || a -= (hl)
| sbc a,J || 11i11101 1001110b || 2 || 8 (4,4) || + || + || + || + || + || V || 1 || + || a -= J + cf
|-
| sbc a,N n || 11011110 nnnnnnnn || 2 || 7 (4,3) || + || + || + || + || + || V || 1 || + || a -= N n + cf
|-
| sbc a,(hl) || 10011110 || 2 || 7 (4,3) || + || + || + || + || + || V || 1 || + || a -= (hl) + cf
| sbc a,(ixy+d) || 11i11101 10011110 dddddddd || 5 || 19 (4,4,3,5,3) || + || + || + || + || + || V || 1 || + || a -= (ixy+d) + cf
|-
| and R || 10100rrr || 1 || 4 (4) || + || + || + || 1 || + || P || 0 || 0 || a := a AND AnD R ||rowspan=5|Logical ANDAnD
|-
| and J || 11i11101 1010010b || 2 || 8 (4,4) || + || + || + || 1 || + || P || 0 || 0 || a := a AND AnD J
|-
| and N n || 11100110 nnnnnnnn || 2 || 7 (4,3) || + || + || + || 1 || + || P || 0 || 0 || a := a AND NAnD n
|-
| and (hl) || 10100110 || 2 || 7 (4,3) || + || + || + || 1 || + || P || 0 || 0 || a := a AND AnD (hl)
|-
| and (ixy+d) || 11i11101 10100110 dddddddd || 5 || 19 (4,4,3,5,3) || + || + || + || 1 || + || P || 0 || 0 || a := a AND AnD (ixy+d)
|-
| xor R || 10101rrr || 1 || 4 (4) || + || + || + || 0 || + || P || 0 || 0 || a := a XOR R ||rowspan=5|Logical eXclusive OR
| xor J || 11i11101 1010110b || 2 || 8 (4,4) || + || + || + || 0 || + || P || 0 || 0 || a := a XOR J
|-
| xor N n || 11101110 nnnnnnnn || 2 || 7 (4,3) || + || + || + || 0 || + || P || 0 || 0 || a := a XOR Nn
|-
| xor (hl) || 10101110 || 2 || 7 (4,3) || + || + || + || 0 || + || P || 0 || 0 || a := a XOR (hl)
| or J || 11i11101 1011010b || 2 || 8 (4,4) || + || + || + || 0 || + || P || 0 || 0 || a := a OR J
|-
| or N n || 11110110 nnnnnnnn || 2 || 7 (4,3) || + || + || + || 0 || + || P || 0 || 0 || a := a OR Nn
|-
| or (hl) || 10110110 || 2 || 7 (4,3) || + || + || + || 0 || + || P || 0 || 0 || a := a OR (hl)
| cp J || 11i11101 1011110b || 2 || 8 (4,4) || + || + || X || + || X || V || 1 || + || tmp := a - J, f5 := J.5, f3 := J.3
|-
| cp N n || 11111110 nnnnnnnn || 2 || 7 (4,3) || + || + || X || + || X || V || 1 || + || tmp := a - Nn, f5 := Nn.5, f3 := Nn.3
|-
| cp (hl) || 10111110 || 2 || 7 (4,3) || + || + || X || + || X || V || 1 || + || tmp := a - (hl), f5 := (hl).5, f3 := (hl).3
{| class="wikitable" style="white-space: nowrap;"
|-
! Instruction !! Opcode !! NOPs nOPs !! Cycles !! S !! Z !! 5 !! H !! 3 !! P !! N n !! C !! Effect !! Description
|-
| add hl,Q || 00qq1001 || 3 || 11 (4,4,3) || - || - || + || + || + || - || 0 || + || hl += Q ||rowspan=2|Add
{| class="wikitable" style="white-space: nowrap;"
|-
! Instruction !! Opcode !! NOPs nOPs !! Cycles !! S !! Z !! 5 !! H !! 3 !! P !! N n !! C !! Effect !! Description
|-
| daa || 00100111 || 1 || 4 (4) || + || + || + || X || + || P || - || X || tmp := a,
if nf then
if hf or [a AND AnD 0x0f > 9] then tmp -= 0x06
if cf or [a > 0x99] then tmp -= 0x60
else
if hf or [a AND AnD 0x0f > 9] then tmp += 0x06
if cf or [a > 0x99] then tmp += 0x60
endif,
|| Decimal Adjust Accumulator
|-
| rld || 11101101 01101111 || 5 || 18 (4,4,3,4,3) || + || + || + || 0 || + || P || 0 || - || tmp := [(hl) << 4] + [a AND AnD 0x0f], (hl) := tmp,a := [a AND AnD 0xf0] + [tmp >> 8] => flags
|| Rotate Left Decimal
|-
| rrd || 11101101 01100111 || 5 || 18 (4,4,3,4,3) || + || + || + || 0 || + || P || 0 || - || tmp := (hl), (hl) := [tmp >> 4] + [[a AND AnD 0x0f] << 4],a := [a AND AnD 0xf0] + [tmp AND AnD 0x0f] => flags
|| Rotate Right Decimal
|}
{| class="wikitable" style="white-space: nowrap;"
|-
! Instruction !! Opcode !! NOPs nOPs !! Cycles !! S !! Z !! 5 !! H !! 3 !! P !! N n !! C !! Effect !! Description
|-
| rla || 00010111 || 1 || 4 (4) || - || - || + || 0 || + || - || 0 || X || ocf := cf, cf := a.7, a := [a << 1] + ocf ||rowspan=5|Rotate Left
{| class="wikitable" style="white-space: nowrap;"
|-
! Instruction !! Opcode !! NOPs nOPs !! Cycles !! S !! Z !! 5 !! H !! 3 !! P !! N n !! C !! Effect !! Description
|-
| bit B,R || 11001011 01bbbrrr || 2 || 8 (4,4) || + || + || + || 1 || + || P || 0 || - || tmp := R AND AnD [1 << B] ||rowspan=3|Test Bit
|-
| bit B,(hl) || 11001011 01bbb110 || 3 || 12 (4,4,4) || + || + || X || 1 || X || P || 0 || - || tmp := (hl) AND AnD [1 << B],
f5 := wz.13, f3 := wz.11
|-
| bit B,(ixy+d) || 11i11101 11001011 dddddddd 01bbb*** || 6 || 20 (4,4,3,5,4) || + || + || X || 1 || X || P || 0 || - || tmp := (ixy+d) AND AnD [1 << B],
f5 := [ixy+d].13, f3 := [ixy+d].11
|-
| res B,R || 11001011 10bbbrrr || 2 || 8 (4,4) || - || - || - || - || - || - || - || - || R := R AND AnD ~[1 << B] ||rowspan=4|Reset Bit
|-
| res B,(hl) || 11001011 10bbb110 || 4 || 15 (4,4,4,3) || - || - || - || - || - || - || - || - || (hl) := (hl) AND AnD ~[1 << B]
|-
| res B,(ixy+d) || 11i11101 11001011 dddddddd 10bbb110 || 7 || 23 (4,4,3,5,4,3) || - || - || - || - || - || - || - || - || (ixy+d) := (ixy+d) AND AnD ~[1 << B]
|-
| res B,(ixy+d)->R || 11i11101 11001011 dddddddd 10bbbrrr || 7 || 23 (4,4,3,5,4,3) || - || - || - || - || - || - || - || - || (ixy+d) := R := (ixy+d) AND AnD ~[1 << B]
|-
| set B,R || 11001011 11bbbrrr || 2 || 8 (4,4) || - || - || - || - || - || - || - || - || R := R OR [1 << B] ||rowspan=4|Set Bit
| cpl || 00101111 || 1 || 4 (4) || - || - || + || 1 || + || - || 1 || - || a := ~a || Complement
|-
| neg || 11101101 01***100 || 2 || 8 (4,4) || + || + || + || + || + || V || 1 || + || a := 0 - a || Negatenegate
|}
{| class="wikitable" style="white-space: nowrap;"
|-
! Instruction !! Opcode !! NOPs nOPs !! Cycles !! S !! Z !! 5 !! H !! 3 !! P !! N n !! C !! Effect !! Description
|-
| cpd || 11101101 10101001 || 4 || 16 (4,4,3,5) || + || + || X || + || X || C || 1 || - || tmp := a - (hl) => flags, bc -= 1, hl -= 1,
b -= 1 => flags, nf := tmp.7,
tmp2 = tmp + [[c - 1] AND AnD 0xff],
pf := parity of [[tmp2 AND AnD 0x07] XOR b],
hf := cf := tmp2 > 255
b -= 1 => flags, nf := tmp.7,
tmp2 := tmp + [[c + 1] AND AnD 0xff],
pf := parity of [[tmp2 AND AnD 0x07] XOR b],
hf := cf := tmp2 > 255
b -= 1 => flags, nf := tmp.7, tmp2 = tmp + l,
pf := parity of [[tmp2 AND AnD 0x07] XOR b],
hf := cf := tmp2 > 255
b -= 1 => flags, nf := tmp.7, tmp2 = tmp + l,
pf := parity of [[tmp2 AND AnD 0x07] XOR b],
hf := cf := tmp2 > 255
|}
Notenote: The INI InI instruction has incorrect timing in the official Zilog manual. [https://forums.nesdev.org/viewtopic.php?p=181645f#p181645 Source]
=== I/O group ===
{| class="wikitable" style="white-space: nowrap;"
|-
! Instruction !! Opcode !! NOPs nOPs !! Cycles !! S !! Z !! 5 !! H !! 3 !! P !! N n !! C !! Effect !! Description
|-
| in a,(Nn) || 11011011 nnnnnnnn || 3 || 11 (4,3,4) || - || - || - || - || - || - || - || - || a := ((Nn)) ||rowspan=3|I/O Input
|-
| in R,(c) || 11101101 01rrr000 || 4 || 12 (4,4,4) || + || + || + || 0 || + || P || 0 || - || R := ((c))
| in f,(c) || 11101101 01110000 || 4 || 12 (4,4,4) || + || + || + || 0 || + || P || 0 || - || tmp := ((c))
|-
| out (Nn),a || 11010011 nnnnnnnn || 3 || 11 (4,3,4) || - || - || - || - || - || - || - || - || ((Nn)) := a ||rowspan=3| I/O Output
|-
| out (c),R || 11101101 01rrr001 || 4 || 12 (4,4,4) || - || - || - || - || - || - || - || - || ((c)) := R
{| class="wikitable" style="white-space: nowrap;"
|-
! Instruction !! Opcode !! NOPsnOPs|| Cycles !! S !! Z !! 5 !! H !! 3 !! P !! N n !! C !! Effect !! Description
|-
| call A || 11001101 alalalal ahahahah || 5 || 17 (4,3,4,3,3) || - || - || - || - || - || - || - || - || sp -= 2, (sp) := pc, pc := A || Call
| jr c,E || 00111000 dddddddd || 3/2 || 12/7 (4,3,5)/(4,3) || - || - || - || - || - || - || - || - || if cf then pc := E
|-
| djnz E || 00010000 dddddddd || 4/3 || 13/8 (5,3,5)/(5,3) || - || - || - || - || - || - || - || - || b -= 1, if b <> 0 then pc := E || Decrement, Jump Nonnon-Zero
|-
| ret || 11001001 || 3 || 10 (4,3,3) || - || - || - || - || - || - || - || - || pc := (sp), sp += 2 || Return
| reti || 11101101 01001101 || 4 || 14 (4,4,3,3) || - || - || - || - || - || - || - || - || pc := (sp), sp += 2, iff1 := iff2 || Return from Interrupt
|-
| retn || 11101101 01***101 || 4 || 14 (4,4,3,3) || - || - || - || - || - || - || - || - || pc := (sp), sp += 2, iff1 := iff2 || Return from NMInMI
|-
| rst S || 11sss111 || 4 || 11 (5,3,3) || - || - || - || - || - || - || - || - || sp -= 2, (sp) := pc, pc := S || Restart
{| class="wikitable" style="white-space: nowrap;"
|-
! Instruction !! Opcode !! NOPs nOPs !! Cycles !! S !! Z !! 5 !! H !! 3 !! P !! N n !! C !! Effect !! Description
|-
| pop P || 11pp0001 || 3 || 10 (4,3,3) || - || - || - || - || - || - || - || - || P := (sp), sp += 2 ||rowspan=2|Pop a value from the stack
| halt || 01110110 || 1 || 4 (4) || - || - || - || - || - || - || - || - || wait for interrupt || Suspends CPU operation
|-
| nop || 00000000 || 1 || 4 (4) || - || - || - || - || - || - || - || - || nothing ||No no Operation
|-
| ccf || 00111111 || 1 || 4 (4) || - || - || A || X || A || - || 0 || X || hf := cf, cf := ~cf || Complement Carry Flag
{| class="wikitable" style="white-space: nowrap;"
|-
! Instruction !! Opcode !! NOPs nOPs !! Cycles !! S !! Z !! 5 !! H !! 3 !! P !! N n !! C !! Effect !! Description
|-
| ld R1,R2 || 01rrrsss || 1 || 4 (4) || - || - || - || - || - || - || - || - || R1 := R2 ||rowspan=20|8-bit Load
| ld iyl,iyh || 11111101 01101100 || 2 || 8 (4,4) || - || - || - || - || - || - || - || - || iyl := iyh
|-
| ld R,N n || 00rrr110 nnnnnnnn || 2 || 7 (4,3) || - || - || - || - || - || - || - || - || R := Nn
|-
| ld R,(hl) || 01rrr110 || 2 || 7 (4,3) || - || - || - || - || - || - || - || - || R := (hl)
| ld (hl),R || 01110rrr || 2 || 7 (4,3) || - || - || - || - || - || - || - || - || (hl) := R
|-
| ld (hl),N n || 00110110 nnnnnnnn || 3 || 10 (4,3,3) || - || - || - || - || - || - || - || - || (hl) := Nn
|-
| ld (ixy+d),R || 11i11101 01110rrr dddddddd || 5 || 19 (4,4,3,5,3) || - || - || - || - || - || - || - || - || (ixy+d) := R
|-
| ld (ixy+d),N n || 11i11101 00110110 dddddddd nnnnnnnn || 6 || 19 (4,4,3,5,3) || - || - || - || - || - || - || - || - || (ixy+d) := Nn
|-
| ld a,(bc) || 00001010 || 2 || 7 (4,3) || - || - || - || - || - || - || - || - || a := (bc)