

8 bit Load Group

| Mnemonic | Symbolic Operation | Flags | | | | | | | Opcode | | | No. of Bytes | No. of M Cycles | No. of T States | T States | Comments | | |
|----------------|--------------------|-------|---|----|---|----|------------------|---|--------|----|-----|--------------|-----------------|-----------------|----------|----------|-----------|---|
| | | S | Z | YF | H | XF | P/V | N | C | 76 | 543 | | | | | | 210 | Hex |
| LD r, r' | r ← r' | • | • | • | • | • | • | • | • | 01 | r | r' | | 1 | 1 | 4 | 4 | r, r' Reg. |
| LD p, p* | p ← p' | • | • | • | • | • | • | • | • | 11 | 011 | 101 | DD | 2 | 2 | 8 | 4,4 | 000 B 001 C |
| LD q, q* | q ← q' | • | • | • | • | • | • | • | • | 11 | 111 | 101 | FD | 2 | 2 | 8 | 4,3 | 010 D 011 E |
| LD r, n | r ← n | • | • | • | • | • | • | • | • | 00 | r | 110 | | 2 | 2 | 7 | 4,3 | 100 H 101 L |
| LD p, n* | p ← n | • | • | • | • | • | • | • | • | 11 | 011 | 101 | DD | 3 | 3 | 11 | 4,3,3 | 111 A |
| LD q, n* | q ← n | • | • | • | • | • | • | • | • | 00 | p | 110 | | | | | | p, p' Reg. |
| | | | | | | | | | | 11 | 111 | 101 | FD | 3 | 3 | 11 | 4,3,3 | 000 B 001 C 010 D |
| LD r, (HL) | r ← (HL) | • | • | • | • | • | • | • | • | 01 | r | 110 | | 1 | 2 | 7 | 4,3 | 011 E |
| LD r, (IX + d) | r ← (IX + d) | • | • | • | • | • | • | • | • | 11 | 011 | 101 | DD | 3 | 5 | 19 | 4,4,3,5,3 | 100 IX _H 101 IX _L 111 A |
| LD r, (IY + d) | r ← (IY + d) | • | • | • | • | • | • | • | • | 11 | 111 | 101 | FD | 3 | 5 | 19 | 4,4,3,5,3 | |
| | | | | | | | | | | 01 | r | 110 | | | | | | g, q' Reg. |
| LD (HL), r | (HL) ← r | • | • | • | • | • | • | • | • | 01 | 110 | r | | 1 | 2 | 7 | 4,3 | 000 B 001 C |
| LD (IX + d), r | (IX + d) ← r | • | • | • | • | • | • | • | • | 11 | 011 | 101 | DD | 3 | 5 | 19 | 4,4,3,5,3 | 010 D 011 E 100 IY _H 101 IY _L 111 A |
| LD (IY + d), r | (IY + d) ← r | • | • | • | • | • | • | • | • | 11 | 111 | 101 | FD | 3 | 5 | 19 | 4,4,3,5,3 | |
| | | | | | | | | | | 01 | 110 | r | | | | | | |
| LD (HL), n | (HL) ← n | • | • | • | • | • | • | • | • | 00 | 110 | 110 | 36 | 2 | 3 | 10 | 4,3,3 | |
| LD (IX + d), n | (IX + d) ← n | • | • | • | • | • | • | • | • | 11 | 011 | 101 | DD | 4 | 5 | 19 | 4,4,3,5,3 | |
| | | | | | | | | | | 00 | 110 | 110 | 36 | | | | | |
| LD (IY + d), n | (IY + d) ← n | • | • | • | • | • | • | • | • | 11 | 111 | 101 | FD | 4 | 5 | 19 | 4,4,3,5,3 | |
| | | | | | | | | | | 00 | 110 | 110 | 36 | | | | | |
| | | | | | | | | | | ← | n | → | | | | | | |
| | | | | | | | | | | ← | n | → | | | | | | |
| LD A, (BC) | A ← (BC) | • | • | • | • | • | • | • | • | 00 | 001 | 010 | 0A | 1 | 2 | 7 | 4,3 | |
| LD A, (DE) | A ← (DE) | • | • | • | • | • | • | • | • | 00 | 011 | 010 | 1A | 1 | 2 | 7 | 4,3 | |
| LD A, (nn) | A ← (nn) | • | • | • | • | • | • | • | • | 00 | 111 | 010 | 3A | 3 | 4 | 13 | 4,3,3,3 | |
| | | | | | | | | | | ← | n | → | | | | | | |
| | | | | | | | | | | ← | n | → | | | | | | |
| LD (BC), A | (BC) ← A | • | • | • | • | • | • | • | • | 00 | 000 | 010 | 02 | 1 | 2 | 7 | 4,3 | |
| LD (DE), A | (DE) ← A | • | • | • | • | • | • | • | • | 00 | 010 | 010 | 12 | 1 | 2 | 7 | 4,3 | |
| LD (nn), A | (nn) ← A | • | • | • | • | • | • | • | • | 00 | 110 | 010 | 32 | 3 | 4 | 13 | 4,3,3,3 | |
| | | | | | | | | | | ← | n | → | | | | | | |
| | | | | | | | | | | ← | n | → | | | | | | |
| LD A, I | A ← I | ↑ | ↑ | ↑ | 0 | ↑ | IFF ₂ | 0 | • | 11 | 101 | 101 | ED | 2 | 2 | 9 | 4,5 | |
| | | | | | | | | | | 01 | 010 | 111 | 57 | | | | | |
| LD A, R | A ← R | ↑ | ↑ | ↑ | 0 | ↑ | IFF ₂ | 0 | • | 11 | 101 | 101 | ED | 2 | 2 | 9 | 4,5 | R is read after it is increased. |
| | | | | | | | | | | 01 | 011 | 111 | 5F | | | | | |

| | | | | | | | | | |
|---------|-------|-----------------|------------|----|---|---|---|-----|-------------------------------------|
| LD I, A | I ← A | • • • • • • • • | 11 101 101 | ED | 2 | 2 | 9 | 4,5 | |
| | | | 01 000 111 | 47 | | | | | |
| LD R, A | R ← A | • • • • • • • • | 11 101 101 | ED | 2 | 2 | 9 | 4,5 | R is written after it is increased. |
| | | | 01 001 111 | 4F | | | | | |

Notes:

r, r' means any of the registers A, B, C, D, E, H, L.
p, p' means any of the registers A, B, C, D, E, IX_H, IX_L.
q, q' means any of the registers A, B, C, D, E, IY_H, IY_L.
dd_L, dd_H refer to high order and low order eight bits of the register respectively..

Flag Notation:

↑ = flag is set according to the result of the operation, IFF₂ = the interrupt flip-flop 2 is copied.

16 bit Load Group

| Mnemonic | Symbolic Operation | S Z YF H XF P/V N C | Flags | | Opcode | | No. of Bytes | No. of M Cycles | No. of T States | T States | Comments |
|-------------|--|---------------------|-------|--|------------|-----|--------------|-----------------|-----------------|-------------|---------------------------|
| | | | | | 76 543 210 | Hex | | | | | |
| LD dd, nn | dd ← nn | • • • • • • • • | | | 00 dd0 001 | | 3 | 3 | 10 | 4,3,3 | dd Pair 00 BC 01 DE |
| | | | | | ← n → | | | | | | |
| | | | | | ← n → | | | | | | |
| LD IX, nn | IX ← nn | • • • • • • • • | | | 11 011 101 | DD | 4 | 4 | 14 | 4,4,3,3 | 10 HL 11 SP |
| | | | | | 00 110 001 | 21 | | | | | |
| | | | | | ← n → | | | | | | |
| | | | | | ← n → | | | | | | |
| LD IY, nn | IY ← nn | • • • • • • • • | | | 11 111 101 | FD | 4 | 4 | 14 | 4,4,3,3 | |
| | | | | | 00 110 001 | 21 | | | | | |
| | | | | | ← n → | | | | | | |
| | | | | | ← n → | | | | | | |
| LD HL, (nn) | L ← (nn) H ← (nn+1) | • • • • • • • • | | | 00 101 010 | 2A | 3 | 5 | 16 | 4,3,3,3,3 | |
| | | | | | ← n → | | | | | | |
| | | | | | ← n → | | | | | | |
| LD dd, (nn) | dd _L ← (nn) dd _H ← (nn+1) | • • • • • • • • | | | 11 101 101 | ED | 4 | 6 | 20 | 4,4,3,3,3,3 | |
| | | | | | 01 dd1 011 | | | | | | |
| | | | | | ← n → | | | | | | |
| | | | | | ← n → | | | | | | |
| LD IX, (nn) | IX _L ← (nn) IX _H ← (nn+1) | • • • • • • • • | | | 11 011 101 | DD | 4 | 6 | 20 | 4,4,3,3,3,3 | |
| | | | | | 00 101 010 | 2A | | | | | |
| | | | | | ← n → | | | | | | |
| | | | | | ← n → | | | | | | |
| LD IY, (nn) | IY _L ← (nn) IY _H ← (nn+1) | • • • • • • • • | | | 11 111 101 | FD | 4 | 6 | 20 | 4,4,3,3,3,3 | |
| | | | | | 00 101 010 | 2A | | | | | |
| | | | | | ← n → | | | | | | |
| | | | | | ← n → | | | | | | |
| LD (nn), HL | (nn) ← L (nn+1) ← H | • • • • • • • • | | | 00 100 010 | 22 | 3 | 5 | 16 | 4,3,3,3,3 | |
| | | | | | ← n → | | | | | | |
| | | | | | ← n → | | | | | | |
| LD (nn), dd | (nn) ← dd _L (nn+1) ← dd _H | • • • • • • • • | | | 11 101 101 | DD | 4 | 6 | 20 | 4,4,3,3,3,3 | |
| | | | | | 01 dd0 011 | | | | | | |
| | | | | | ← n → | | | | | | |
| | | | | | ← n → | | | | | | |
| LD (nn), IX | (nn) ← IX _L (nn+1) ← IX _H | • • • • • • • • | | | 11 011 101 | DD | 4 | 6 | 20 | 4,4,3,3,3,3 | |
| | | | | | 00 100 010 | 22 | | | | | |
| | | | | | ← n → | | | | | | |
| | | | | | ← n → | | | | | | |
| LD (nn), IY | (nn) ← IY _L (nn+1) ← IY _H | • • • • • • • • | | | 11 111 101 | FD | 4 | 6 | 20 | 4,4,3,3,3,3 | |
| | | | | | 00 100 010 | 22 | | | | | |
| | | | | | ← n → | | | | | | |
| | | | | | ← n → | | | | | | |
| LD SP, HL | SP ← HL | • • • • • • • • | | | 11 111 001 | F9 | 1 | 1 | 6 | 6 | |

| | | | | | | | | | |
|-----------|--|-----------------|--------------------------|----------|---|---|----|---------|---|
| LD SP, IX | SP ← IX | • • • • • • • • | 11 011 101 11 111 001 | DD F9 | 2 | 2 | 10 | 4,6 | |
| LD SP, IY | SP ← IY | • • • • • • • • | 11 111 101 11 111 001 | FD F9 | 2 | 2 | 10 | 4,6 | |
| PUSH qq | SP ← SP - 1 (SP) ← qq _H SP ← SP - 1 (SP) ← qq _L | • • • • • • • • | 11 qq0 101 | | 1 | 3 | 11 | 5,3,3 | qq Pair 00 BC 01 DE 10 HL 11 AF |
| PUSH IX | SP ← SP - 1 (SP) ← IX _H SP ← SP - 1 (SP) ← IX _L | • • • • • • • • | 11 011 101 11 100 101 | DD E5 | 2 | 4 | 15 | 4,5,3,3 | |
| PUSH IY | SP ← SP - 1 (SP) ← IY _H SP ← SP - 1 (SP) ← IY _L | • • • • • • • • | 11 111 101 11 100 101 | FD E5 | 2 | 4 | 15 | 4,5,3,3 | |
| POP qq | (SP) ← qq _L SP ← SP + 1 (SP) ← qq _H SP ← SP + 1 | • • • • • • • • | 11 qq0 001 | | 1 | 3 | 10 | 4,3,3 | |
| POP IX | (SP) ← IX _L SP ← SP + 1 (SP) ← IX _H SP ← SP + 1 | • • • • • • • • | 11 011 101 11 100 001 | DD E1 | 2 | 4 | 14 | 4,4,3,3 | |
| POP IY | (SP) ← IY _L SP ← SP + 1 (SP) ← IY _H SP ← SP + 1 | • • • • • • • • | 11 111 101 11 100 001 | FD E1 | 2 | 4 | 14 | 4,4,3,3 | |

Notes: dd is any of the register pair BC, DE, HL, SP.

qq is any of the register pair BC, DE, HL, AF.

Flag Notation:

• = flag is not affected, 0 = flag is reset, 1 = flag is set, \updownarrow = flag is set according to the result of the operation.

Exchange, Block Transfer and Search Groups

| Mnemonic | Symbolic Operation | Flags | | | | | | | Opcode | | | Hex | No. of Bytes | No. of M Cycles | No. of T States | T States | Comments |
|-------------|--|----------------|----------------|----------------|----------------|----------------|----------------|---|--------|-----|-----|-----|--------------|-----------------|-----------------|-------------|----------------------------|
| | | S | Z | YF | H | XF | P/V | N | C | 76 | 543 | | | | | | |
| EX DE, HL | DE ↔ HL | • | • | • | • | • | • | • | 11 | 101 | 011 | EB | 1 | 1 | 4 | 4 | |
| EX AF, AF' | AF ↔ AF' | • | • | • | • | • | • | • | 00 | 001 | 000 | 08 | 1 | 1 | 4 | 4 | |
| EXX | BC ↔ BC' DE ↔ DE' HL ↔ HL' | • | • | • | • | • | • | • | 11 | 011 | 001 | D9 | 1 | 1 | 4 | 4 | |
| EX (SP), HL | (SP+1) ↔ H (SP) ↔ L | • | • | • | • | • | • | • | 11 | 100 | 011 | E3 | 1 | 5 | 19 | 4,3,4,3,5 | |
| EX (SP), IX | (SP+1) ↔ IX _H (SP) ↔ IX _L | • | • | • | • | • | • | • | 11 | 011 | 101 | DD | 2 | 6 | 23 | 4,4,3,4,3,5 | |
| EX (SP), IY | (SP+1) ↔ IY _H (SP) ↔ IY _L | • | • | • | • | • | • | • | 11 | 111 | 101 | FD | 2 | 6 | 23 | 4,4,3,4,3,5 | |
| LDI | (DE) ← (HL) DE ← DE + 1 HL ← HL + 1 BC ← BC - 1 | • | • | ↑ ¹ | 0 | ↑ ² | ↑ ³ | 0 | 11 | 101 | 101 | ED | 2 | 4 | 16 | 4,4,3,5 | |
| LDIR | (DE) ← (HL) DE ← DE + 1 HL ← HL + 1 BC ← BC - 1 | • | • | ↑ ¹ | 0 | ↑ ² | 0 | 0 | 11 | 101 | 101 | ED | 2 | 5 | 21 | 4,4,3,5,5 | if BC ≠ 0 |
| | Repeat until BC=0 | | | | | | | | 10 | 110 | 000 | B0 | 2 | 4 | 16 | 4,4,3,5 | if BC = 0 |
| LDD | (DE) ← (HL) DE ← DE - 1 HL ← HL - 1 BC ← BC - 1 | • | • | ↑ ¹ | 0 | ↑ ² | ↑ ³ | 0 | 11 | 101 | 101 | ED | 2 | 4 | 16 | 4,4,3,5 | |
| LDDR | (DE) ← (HL) DE ← DE - 1 HL ← HL - 1 BC ← BC - 1 | • | • | ↑ ¹ | 0 | ↑ ² | 0 | 0 | 11 | 101 | 101 | ED | 2 | 5 | 21 | 4,4,3,5,5 | if BC ≠ 0 |
| | Repeat until BC=0 | | | | | | | | 10 | 111 | 000 | B8 | 2 | 4 | 16 | 4,4,3,5 | if BC = 0 |
| CPI | A - (HL) HL ← HL + 1 BC ← BC - 1 | ↑ ⁴ | ↑ ⁴ | ↑ ⁵ | ↑ ⁴ | ↑ ⁶ | ↑ ³ | 1 | 11 | 101 | 101 | ED | 2 | 4 | 16 | 4,4,3,5 | |
| CPIR | A - (HL) HL ← HL + 1 BC ← BC - 1 | ↑ ⁴ | ↑ ⁴ | ↑ ⁵ | ↑ ⁴ | ↑ ⁶ | ↑ ³ | 1 | 11 | 101 | 101 | ED | 2 | 5 | 21 | 4,4,3,5,5 | if BC ≠ 0 and A ≠ (HL). |
| | Repeat until: A = (HL) or BC = 0 | | | | | | | | 10 | 110 | 001 | B1 | 2 | 4 | 16 | 4,4,3,5 | if BC = 0 or A = (HL) |
| CPD | A - (HL) HL ← HL - 1 BC ← BC - 1 | ↑ ⁴ | ↑ ⁴ | ↑ ⁵ | ↑ ⁴ | ↑ ⁶ | ↑ ³ | 1 | 11 | 101 | 101 | ED | 2 | 4 | 16 | 4,4,3,5 | |
| CPDR | A - (HL) HL ← HL - 1 BC ← BC - 1 | ↑ ⁴ | ↑ ⁴ | ↑ ⁵ | ↑ ⁴ | ↑ ⁶ | ↑ ³ | 1 | 11 | 101 | 101 | ED | 2 | 5 | 21 | 4,4,3,5,5 | if BC ≠ 0 and A ≠ (HL). |
| | Repeat until: A = (HL) or BC = 0 | | | | | | | | 10 | 111 | 001 | B9 | 2 | 4 | 16 | 4,4,3,5 | if BC = 0 or A = (HL) |

Notes:

¹ YF is a copy of bit 1 of A + last transferred byte, thus (A + (HL))₁

² XF is a copy of bit 3 of A + last transferred byte, thus (A + (HL))₃

³ P/V flag is 0 if the result of BC - 1 = 0, otherwise P/V = 1.

⁴ These flags are set as in CP (HL)

⁵ YF is copy of bit 1 of A - last compared address - H, thus (A - (HL) - H)₁. H is as in F after the comparison.

⁶ XF is copy of bit 3 of A - last compared address - H, thus (A - (HL) - H)₃. H is as in F after the comparison.

Flag Notation:

• = flag is not affected, 0 = flag is reset, 1 = flag is set, ↑ = flag is set according to the result of the operation.

8 bit Arithmetic and Logical Group

| Mnemonic | Symbolic Operation | Flags | | | | | | | | Opcode | | | Hex | No. of Bytes | No. of M Cycles | No. of T States | T States | Comments |
|-----------------|------------------------------------|-------|---|----------------|---|----------------|-----|---|---|------------|------------|------------|-----|--------------|-----------------|-----------------|-------------|---|
| | | S | Z | YF | H | XF | P/V | N | C | 76 | 543 | 210 | | | | | | |
| ADD A, r | $A \leftarrow A + r$ | ↓ | ↓ | ↓ | ↓ | ↓ | V | 0 | ↓ | 10 | <u>000</u> | r | | 1 | 1 | 4 | 4 | <u>r</u> <u>Reg.</u> <u>p</u> <u>Reg.</u> |
| ADD A, p* | $A \leftarrow A + p$ | ↓ | ↓ | ↓ | ↓ | ↓ | V | 0 | ↓ | 11 | 011 | 101 | DD | 2 | 2 | 8 | 4,4 | 000 B 001 C 010 D 011 E |
| ADD A, q* | $A \leftarrow A + q$ | ↓ | ↓ | ↓ | ↓ | ↓ | V | 0 | ↓ | 11 | 111 | 101 | FD | 2 | 2 | 8 | 4,4 | 010 D 011 E |
| ADD A, n | $A \leftarrow A + n$ | ↓ | ↓ | ↓ | ↓ | ↓ | V | 0 | ↓ | 11 | <u>000</u> | 110 | | 2 | 2 | 7 | 4,3 | 100 H 101 L 111 A |
| ADD A, (HL) | $A \leftarrow A + (HL)$ | ↓ | ↓ | ↓ | ↓ | ↓ | V | 0 | ↓ | 10 | <u>000</u> | 110 | | 1 | 2 | 7 | 4,3 | 101 L 111 A |
| ADD A, (IX + d) | $A \leftarrow A + (IX + d)$ | ↓ | ↓ | ↓ | ↓ | ↓ | V | 0 | ↓ | 11 | 011 | 101 | DD | 3 | 5 | 19 | 4,4,3,5,3 | |
| | | | | | | | | | | 10 | <u>000</u> | 110 | | | | | | |
| | | | | | | | | | | ← | d | → | | | | | | |
| ADD A, (IY + d) | $A \leftarrow A + (IY + d)$ | ↓ | ↓ | ↓ | ↓ | ↓ | V | 0 | ↓ | 11 | 111 | 101 | FD | 3 | 5 | 19 | 4,4,3,5,3 | |
| | | | | | | | | | | 10 | <u>000</u> | 110 | | | | | | |
| | | | | | | | | | | ← | d | → | | | | | | |
| ADC A, s | $A \leftarrow A + s + CY$ | ↓ | ↓ | ↓ | ↓ | ↓ | V | 0 | ↓ | <u>001</u> | | | | | | | | s is any of r, n, (HL), (IX+d), (IY+d), p, q as shown for the ADD instruction. The underlined bits replace the underlined bits in the ADD set. |
| SUB A, s | $A \leftarrow A - s$ | ↓ | ↓ | ↓ | ↓ | ↓ | V | 1 | ↓ | <u>010</u> | | | | | | | | |
| SBC A, s | $A \leftarrow A - s - CY$ | ↓ | ↓ | ↓ | ↓ | ↓ | V | 1 | ↓ | <u>011</u> | | | | | | | | |
| AND s | $A \leftarrow A \text{ AND } s$ | ↓ | ↓ | ↓ | 1 | ↓ | P | 0 | 0 | <u>100</u> | | | | | | | | |
| OR s | $A \leftarrow A \text{ OR } s$ | ↓ | ↓ | ↓ | 0 | ↓ | P | 0 | 0 | <u>110</u> | | | | | | | | |
| XOR s | $A \leftarrow A \text{ XOR } s$ | ↓ | ↓ | ↓ | 0 | ↓ | P | 0 | 0 | <u>101</u> | | | | | | | | |
| CP s | $A - s$ | ↓ | ↓ | ↓ ¹ | ↓ | ↓ ¹ | V | 1 | ↓ | <u>111</u> | | | | | | | | |
| INC r | $r \leftarrow r + 1$ | ↓ | ↓ | ↓ | ↓ | ↓ | V | 0 | • | 00 | r | <u>100</u> | | 1 | 1 | 4 | 4 | |
| INC p* | $p \leftarrow p + 1$ | ↓ | ↓ | ↓ | ↓ | ↓ | V | 0 | • | 11 | 011 | 101 | DD | 2 | 2 | 8 | 4,4 | <u>q</u> <u>Reg.</u> |
| | | | | | | | | | | 00 | p | <u>100</u> | | | | | | 000 B |
| INC q* | $q \leftarrow q + 1$ | ↓ | ↓ | ↓ | ↓ | ↓ | V | 0 | • | 11 | 111 | 101 | FD | 2 | 2 | 8 | 4,4 | 001 C 010 D |
| | | | | | | | | | | 00 | q | <u>100</u> | | | | | | 011 E |
| INC (HL) | $(HL) \leftarrow (HL) + 1$ | ↓ | ↓ | ↓ | ↓ | ↓ | V | 0 | • | 00 | 110 | <u>100</u> | | 1 | 3 | 11 | 4,4,3 | |
| INC (IX + d) | $(IX + d) \leftarrow (IX + d) + 1$ | ↓ | ↓ | ↓ | ↓ | ↓ | V | 0 | • | 11 | 011 | 101 | DD | 3 | 6 | 23 | 4,4,3,5,4,3 | 100 IY _H 101 IY _L 111 A |
| | | | | | | | | | | 00 | 110 | <u>100</u> | | | | | | |
| | | | | | | | | | | ← | d | → | | | | | | |
| INC (IY + d) | $(IY + d) \leftarrow (IY + d) + 1$ | ↓ | ↓ | ↓ | ↓ | ↓ | V | 0 | • | 11 | 111 | 101 | FD | 3 | 6 | 23 | 4,4,3,5,4,3 | |
| | | | | | | | | | | 00 | 110 | <u>100</u> | | | | | | |
| | | | | | | | | | | ← | d | → | | | | | | |
| DEC m | $m \leftarrow m - 1$ | ↓ | ↓ | ↓ | ↓ | ↓ | V | 1 | • | <u>101</u> | | | | | | | | m is any of r, p, q, (HL), (IX+d), (IY+d), as shown for the INC instruction. DEC same format and states as INC. Replace <u>100</u> with <u>101</u> in opcode. |

Notes:

¹ XF and YF are copied from the operand (s), not from the result of (A - s).

The V symbol in the P/V flag column indicates that the P/V flags contains the overflow of the operation. Similarly the P symbol indicates parity.

Flag Notation:

• = flag is not affected, 0 = flag is reset, 1 = flag is set, ↓ = flag is set according to the result of the operation.

16 bit Arithmetic Group

| Mnemonic | Symbolic Operation | Flags | | | | | | | | Opcode | | No. of Bytes | No. of M Cycles | No. of T States | T States | Comments |
|------------|--------------------|----------------|----------------|----------------|----------------|----------------|----------------|---|----------------|------------|---------|--------------|-----------------|-----------------|----------|----------------|
| | | S | Z | YF | H | XF | P/V | N | C | 76 | 543 210 | | | | | |
| ADD HL, ss | HL ← HL + ss | • | • | ↓ ² | ↓ ² | ↓ ² | • | 0 | ↓ ¹ | 00 ss1 001 | | 1 | 3 | 11 | 4,4,3 | ss Reg. |
| ADC HL, ss | HL ← HL + ss + CY | ↓ ¹ | ↓ ¹ | ↓ ² | ↓ ² | ↓ ² | V ¹ | 0 | ↓ ¹ | 11 101 101 | ED | 2 | 4 | 15 | 4,4,4,3 | 00 BC 01 DE |
| SBC HL, ss | HL ← HL - ss - CY | ↓ ¹ | ↓ ¹ | ↓ ² | ↓ ² | ↓ ² | V ¹ | 1 | ↓ ¹ | 11 101 101 | ED | 2 | 4 | 15 | 4,4,4,3 | 10 HL 11 SP |
| ADD IX, pp | IX ← IX + pp | • | • | ↓ ² | ↓ ² | ↓ ² | • | 0 | ↓ ¹ | 11 011 101 | DD | 2 | 4 | 15 | 4,4,4,3 | pp Reg. |
| ADD IY, rr | IY ← IY + rr | • | • | ↓ ² | ↓ ² | ↓ ² | • | 0 | ↓ ¹ | 11 111 101 | FD | 2 | 4 | 15 | 4,4,4,3 | 00 BC 01 DE |
| INC ss | ss ← ss + 1 | • | • | • | • | • | • | • | • | 00 ss0 011 | | 1 | 1 | 6 | 6 | 10 IX |
| INC IX | IX ← IX + 1 | • | • | • | • | • | • | • | • | 11 011 101 | DD | 2 | 2 | 10 | | 11 SP |
| INC IY | IY ← IY + 1 | • | • | • | • | • | • | • | • | 00 100 011 | 23 | | | | | |
| | | | | | | | | | | 11 111 101 | FD | 2 | 2 | 10 | 4,6 | rr Reg. |
| | | | | | | | | | | 00 100 011 | 23 | | | | | 00 BC |
| DEC ss | ss ← ss - 1 | • | • | • | • | • | • | • | • | 00 ss1 011 | | 1 | 1 | 6 | 6 | 01 DE |
| DEC IX | IX ← IX - 1 | • | • | • | • | • | • | • | • | 11 011 101 | DD | 2 | 2 | 10 | 4,6 | 10 IY |
| | | | | | | | | | | 00 101 011 | 2B | | | | | 11 SP |
| DEC IY | IY ← IY - 1 | • | • | • | • | • | • | • | • | 11 111 101 | FD | 2 | 2 | 10 | 4,6 | |
| | | | | | | | | | | 00 101 011 | 2B | | | | | |

Notes: 16 bit additions are performed by first adding the two low order eight bits, and then the two high order eight bits.

¹ Indicates the flag is affected by the 16 bit result of the operation.

² Indicates the flag is affected by the 8 bit addition of the high order eight bits

General Purpose Arithmetic and CPU Control Groups

| Mnemonic | Symbolic Operation | Flags | | | | | | | | Opcode | | No. of Bytes | No. of M Cycles | No. of T States | T States | Comments |
|-------------------|----------------------|-------|---|----------------|----------------|----------------|-----|---|---|------------|---------|--------------|-----------------|-----------------|----------|------------------------|
| | | S | Z | YF | H | XF | P/V | N | C | 76 | 543 210 | | | | | |
| DAA | Adjust A | ↓ | ↓ | ↓ ¹ | ↓ | ↓ ¹ | P | • | ↓ | 00 100 111 | 27 | 1 | 1 | 4 | 4 | |
| CPL | A ← A | • | • | ↓ ¹ | 1 | ↓ ¹ | • | 1 | • | 00 101 111 | 2F | 1 | 1 | 4 | 4 | One's complement. |
| NEG ⁴ | A ← 0 - A | ↓ | ↓ | ↓ ¹ | ↓ | ↓ ¹ | V | 1 | ↓ | 11 101 101 | ED | 2 | 2 | 8 | 4,4 | Two's complement. |
| | | | | | | | | | | 01 000 100 | 44 | | | | | |
| CCF | CY ← CY | • | • | ↓ ¹ | ↓ ² | ↓ ¹ | • | 0 | ↓ | 00 111 111 | 3F | 1 | 1 | 4 | 4 | Complement carry flag. |
| SCF | CY ← 1 | • | • | ↓ ¹ | 0 | ↓ ¹ | • | 0 | 1 | 00 110 111 | 37 | 1 | 1 | 4 | 4 | |
| NOP | No operations | • | • | • | • | • | • | • | • | 00 000 000 | 00 | 1 | 1 | 4 | 4 | |
| HALT | CPU halted | • | • | • | • | • | • | • | • | 01 110 110 | 76 | 1 | 1 | 4 | 4 | |
| DI ³ | IFF ₁ ← 0 | • | • | • | • | • | • | • | • | 11 110 011 | F3 | 1 | 1 | 4 | 4 | |
| | IFF ₂ ← 0 | | | | | | | | | | | | | | | |
| EI ³ | IFF ₁ ← 1 | • | • | • | • | • | • | • | • | 11 111 011 | FB | 1 | 1 | 4 | 4 | |
| | IFF ₂ ← 1 | | | | | | | | | | | | | | | |
| IM 0 ⁴ | Set interrupt mode 0 | • | • | • | • | • | • | • | • | 11 101 101 | ED | 2 | 2 | 8 | 4,4 | |
| | | | | | | | | | | 01 000 110 | 46 | | | | | |
| IM 1 ⁴ | Set interrupt mode 1 | • | • | • | • | • | • | • | • | 11 101 101 | ED | 2 | 2 | 8 | 4,4 | |
| | | | | | | | | | | 01 010 110 | 56 | | | | | |
| IM 2 ⁴ | Set interrupt mode 2 | • | • | • | • | • | • | • | • | 11 101 101 | ED | 2 | 2 | 8 | 4,4 | |
| | | | | | | | | | | 01 011 110 | 5E | | | | | |

Notes: ¹ XF and YF are a copy of bit 5 and 3 of register A

² H contains the previous carry state (after instruction H ↔ C)

³ No interrupts are issued directly after a DI or EI.

⁴ This instruction has other unofficial opcodes, see Opcodes list.

Flag Notation:

• = flag is not affected, 0 = flag is reset, 1 = flag is set, ↓ = flag is set according to the result of the operation.

Rotate and Shift Group

| Mnemonic | Symbolic Operation | Flags | | | | | | | | Opcode | | No. of Bytes | No. of M Cycles | No. of T States | T States | Comments |
|--------------------|---------------------------------------|-------|---|----|---|----|-----|---|---|---------------------|---------|--------------|-----------------|-----------------|-------------|---|
| | | S | Z | YF | H | XF | P/V | N | C | 76 | 543 210 | | | | | |
| RLCA | | • | • | ↓ | 0 | ↓ | • | 0 | ↓ | 00 000 111 | 07 | 1 | 1 | 4 | 4 | |
| RLA | | • | • | ↓ | 0 | ↓ | • | 0 | ↓ | 00 010 111 | 17 | 1 | 1 | 4 | 4 | |
| RRCA | | • | • | ↓ | 0 | ↓ | • | 0 | ↓ | 00 001 111 | 0F | 1 | 1 | 4 | 4 | |
| RRA | | • | • | ↓ | 0 | ↓ | • | 0 | ↓ | 00 011 111 | 1F | 1 | 1 | 4 | 4 | |
| RLC r | | ↓ | ↓ | ↓ | 0 | ↓ | P | 0 | ↓ | 11 001 011 | CB | 2 | 2 | 8 | 4,4 | r Reg. 000 B |
| RLC (HL) | | ↓ | ↓ | ↓ | 0 | ↓ | P | 0 | ↓ | 11 001 011 | CB | 2 | 4 | 15 | 4,4,4,3 | 001 C |
| | | | | | | | | | | 00 000 110 | | | | | | 010 D |
| RLC (IX + d) | | ↓ | ↓ | ↓ | 0 | ↓ | P | 0 | ↓ | 11 011 101 | DD | 4 | 6 | 23 | 4,4,3,5,4,3 | 011 E |
| | | | | | | | | | | 11 001 011 | | | | | | 100 H |
| RLC (IY + d) | | ↓ | ↓ | ↓ | 0 | ↓ | P | 0 | ↓ | ← d → 00 000 110 | FD | 4 | 6 | 23 | 4,4,3,5,4,3 | 101 L |
| | | | | | | | | | | 11 111 101 | | | | | | 111 A |
| LD r,RLC (IX + d)* | r ← (IX + d) RLC r (IX + d) ← r | ↓ | ↓ | ↓ | 0 | ↓ | P | 0 | ↓ | ← d → 00 000 110 | DD | 4 | 6 | 23 | 4,4,3,5,4,3 | 11 011 101 |
| | | | | | | | | | | 11 001 011 | | | | | | CB |
| LD r,RLC (IY + d)* | r ← (IY + d) RLC r (IY + d) ← r | ↓ | ↓ | ↓ | 0 | ↓ | P | 0 | ↓ | ← d → 00 000 110 | FD | 4 | 6 | 23 | 4,4,3,5,4,3 | 11 111 101 |
| | | | | | | | | | | 11 001 011 | | | | | | CB |
| RL m | | ↓ | ↓ | ↓ | 0 | ↓ | P | 0 | ↓ | 010 | | | | | | Instruction format and states are the same as RLC. Replace 000 with new number. |
| RRC m | | ↓ | ↓ | ↓ | 0 | ↓ | P | 0 | ↓ | 001 | | | | | | |
| RR m | | ↓ | ↓ | ↓ | 0 | ↓ | P | 0 | ↓ | 011 | | | | | | |
| SLA m | | ↓ | ↓ | ↓ | 0 | ↓ | P | 0 | ↓ | 100 | | | | | | |
| SLL m* | | ↓ | ↓ | ↓ | 0 | ↓ | P | 0 | ↓ | 110 | | | | | | |
| SRA m | | ↓ | ↓ | ↓ | 0 | ↓ | P | 0 | ↓ | 101 | | | | | | |
| SRL m | | ↓ | ↓ | ↓ | 0 | ↓ | P | 0 | ↓ | 111 | | | | | | |
| RLD | | ↓ | ↓ | ↓ | 0 | ↓ | P | 0 | • | 11 101 101 | ED | 2 | 5 | 18 | 4,4,3,4,3 | 01 101 111 |
| | | | | | | | | | | 6F | | | | | | |
| RRD | | ↓ | ↓ | ↓ | 0 | ↓ | P | 0 | • | 11 101 101 | ED | 2 | 5 | 18 | 4,4,3,4,3 | 01 100 111 |
| | | | | | | | | | | 67 | | | | | | |

Notes:
Flag Notation: The P symbol in the P/V flag column indicates that the P/V flags contains the parity of the result.
• = flag is not affected, 0 = flag is reset, 1 = flag is set, ↓ = flag is set according to the result of the operation.

Bit Manipulation Group

| Mnemonic | Symbolic Operation | Flags | | | | | | | | Opcode | | | No. of Bytes | No. of M Cycles | No. of T States | T States | Comments |
|------------------------------|------------------------------------|-------------------------|-------------------------|----|-------------------------|-------------------------|-----|---|----------------------------|--------|-----|-----|--------------|-----------------|-----------------|-------------|----------|
| | | S | Z | YF | H | XF | P/V | N | C | 76 | 543 | 210 | | | | | |
| BIT b, r | $Z \leftarrow r_b$ | $\uparrow^1 \downarrow$ | $\uparrow^2 \downarrow$ | 1 | $\uparrow^3 \downarrow$ | $\uparrow^4 \downarrow$ | 0 | . | 11 001 011 | CB | 2 | 2 | 8 | 4,4 | <u>r</u> | <u>Reg.</u> | |
| BIT b, (HL) | $Z \leftarrow (HL)_b$ | $\uparrow^1 \downarrow$ | $\uparrow^2 \downarrow$ | 1 | $\uparrow^3 \downarrow$ | $\uparrow^4 \downarrow$ | 0 | . | 11 001 011 | CB | 2 | 3 | 12 | 4,4,4 | 000 | B | |
| | $Z \leftarrow (IX + d)_b$ | $\uparrow^1 \downarrow$ | $\uparrow^2 \downarrow$ | 1 | $\uparrow^3 \downarrow$ | $\uparrow^4 \downarrow$ | 0 | . | 01 b r | | | | | | 001 | C | |
| BIT b, (IX + d) ⁵ | $Z \leftarrow (IX + d)_b$ | $\uparrow^1 \downarrow$ | $\uparrow^2 \downarrow$ | 1 | $\uparrow^3 \downarrow$ | $\uparrow^4 \downarrow$ | 0 | . | 11 011 101 | DD | 4 | 5 | 20 | 4,4,3,5,4 | 010 | D | |
| | $Z \leftarrow (IX + d)_b$ | $\uparrow^1 \downarrow$ | $\uparrow^2 \downarrow$ | 1 | $\uparrow^3 \downarrow$ | $\uparrow^4 \downarrow$ | 0 | . | 11 001 011 | CB | | | | | 011 | E | |
| BIT b, (IY + d) ⁵ | $Z \leftarrow (IY + d)_b$ | $\uparrow^1 \downarrow$ | $\uparrow^2 \downarrow$ | 1 | $\uparrow^3 \downarrow$ | $\uparrow^4 \downarrow$ | 0 | . | $\leftarrow d \rightarrow$ | | | | | 100 | H | | |
| | $Z \leftarrow (IY + d)_b$ | $\uparrow^1 \downarrow$ | $\uparrow^2 \downarrow$ | 1 | $\uparrow^3 \downarrow$ | $\uparrow^4 \downarrow$ | 0 | . | 01 b 110 | FD | 4 | 5 | 20 | 4,4,3,5,4 | 101 | L | |
| SET b, r | $r_b \leftarrow 1$ | . | . | . | . | . | . | . | 11 111 101 | CB | 2 | 2 | 8 | 4,4 | 111 | A | |
| | $(HL)_b \leftarrow 1$ | . | . | . | . | . | . | . | 11 001 011 | CB | 2 | 4 | 15 | 4,4,4,3 | 000 | 0 | |
| SET b, (IX + d) | $(IX + d)_b \leftarrow 1$ | . | . | . | . | . | . | . | <u>11</u> b r | | | | | 001 | 1 | | |
| | $(IX + d)_b \leftarrow 1$ | . | . | . | . | . | . | . | 11 011 101 | DD | 4 | 6 | 23 | 4,4,3,5,4,3 | 010 | 2 | |
| SET b, (IY + d) | $(IY + d)_b \leftarrow 1$ | . | . | . | . | . | . | . | 11 001 011 | CB | | | | | 011 | 3 | |
| | $(IY + d)_b \leftarrow 1$ | . | . | . | . | . | . | . | $\leftarrow d \rightarrow$ | | | | | 100 | 4 | | |
| LD r, SET b, (IX + d)* | $r \leftarrow (IX + d)$ | . | . | . | . | . | . | . | <u>11</u> b 110 | | | | | 101 | 5 | | |
| | $r_b \leftarrow 1$ | . | . | . | . | . | . | . | 11 111 101 | FD | 4 | 6 | 23 | 4,4,3,5,4,3 | 110 | 6 | |
| LD r, SET b, (IY + d)* | $r \leftarrow (IY + d)$ | . | . | . | . | . | . | . | 11 001 011 | CB | | | | | 111 | 7 | |
| | $r_b \leftarrow 1$ | . | . | . | . | . | . | . | $\leftarrow d \rightarrow$ | | | | | | | | |
| RES b, m | $m_b \leftarrow 0$ | . | . | . | . | . | . | . | <u>11</u> b r | | | | | | | | |
| | $m \equiv r, (HL), (IX+d), (IY+d)$ | . | . | . | . | . | . | . | <u>10</u> | | | | | | | | |

To form new opcode replace 11 of SET b, s with 10.
Flags and states are the same.

Notes: The notation m_b indicates bit b (0 to 7) of location m.

BIT instructions are performed by an bitwise AND.

¹ S is set if b = 7 and Z = 0

² YF is set if b = 5 and Z = 0

³ XF is set if b = 3 and Z = 0

⁴ P/V is set like the Z flag

⁵ This instruction has other unofficial opcodes

Flag Notation:

• = flag is not affected, 0 = flag is reset, 1 = flag is set, $\uparrow \downarrow$ = flag is set according to the result of the operation.

Input and Output Groups

| Mnemonic | Symbolic Operation | Flags | | | | | | | | Opcode | | | No. of Bytes | No. of M Cycles | No. of T States | T States | Comments |
|--------------------------|---------------------------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|------------|-----|-----|--------------|-----------------|-----------------|----------|----------|
| | | S | Z | YF | H | XF | P/V | N | C | 76 | 543 | 210 | | | | | |
| IN A, (n) | A ← (n) | • | • | • | • | • | • | • | • | 11 011 011 | DB | 2 | 3 | 11 | 4,3,4 | r | Reg. |
| | | | | | | | | | | ← n → | | | | | | | |
| IN r, (C) | r ← (C) | ↓ | ↓ | ↓ | 0 | ↓ | P | 0 | • | 11 101 101 | ED | 2 | 3 | 12 | 4,4,4 | 000 | B |
| | | | | | | | | | | 01 r 000 | | | | | | 001 | C |
| IN (C)* or IN F, (C)* | Just affects flags, value is lost. | ↓ | ↓ | ↓ | 0 | ↓ | P | 0 | • | 11 101 101 | ED | 2 | 3 | 12 | 4,4,4 | 010 | D |
| INI | (HL) ← (C) | ↓ ¹ | ↓ ¹ | ↓ ¹ | ↓ ³ | ↓ ¹ | ↓ ³ | ↓ ² | ↓ ³ | 01 110 000 | 70 | | | | | 011 | E |
| | HL ← HL + 1 | | | | | | | | | 11 101 101 | ED | 2 | 4 | 16 | 4,5,4,3 | 100 | H |
| | B ← B - 1 | | | | | | | | | 10 100 010 | A2 | | | | | 101 | L |
| INIR | (HL) ← (C) | 0 | 1 | 0 | ↓ ³ | 0 | ↓ ³ | ↓ ² | ↓ ³ | 11 101 101 | ED | 2 | 5 | 21 | 4,5,4,3,5 | | if B ≠ 0 |
| | HL ← HL + 1 | | | | | | | | | 10 110 010 | B2 | 2 | 4 | 16 | 4,5,4,3 | | if B = 0 |
| | B ← B - 1 | | | | | | | | | | | | | | | | |
| | Repeat until B = 0 | | | | | | | | | | | | | | | | |
| IND | (HL) ← (C) | ↓ ¹ | ↓ ¹ | ↓ ¹ | ↓ ⁴ | ↓ ¹ | ↓ ³ | ↓ ² | ↓ ⁴ | 11 101 101 | ED | 2 | 4 | 16 | 4,5,4,3 | | |
| | HL ← HL - 1 | | | | | | | | | 10 101 010 | AA | | | | | | |
| | B ← B - 1 | | | | | | | | | | | | | | | | |
| INDR | (HL) ← (C) | 0 | 1 | 0 | ↓ ⁴ | 0 | ↓ ³ | ↓ ² | ↓ ⁴ | 11 101 101 | ED | 2 | 5 | 21 | 4,5,4,3,5 | | if B ≠ 0 |
| | HL ← HL - 1 | | | | | | | | | 10 111 010 | BA | 2 | 4 | 16 | 4,5,4,3 | | if B = 0 |
| | B ← B - 1 | | | | | | | | | | | | | | | | |
| | Repeat until B = 0 | | | | | | | | | | | | | | | | |
| OUT (n), A | (n) ← A | • | • | • | • | • | • | • | • | 11 010 011 | D3 | 2 | 3 | 11 | 4,3,4 | | |
| | | | | | | | | | | ← n → | | | | | | | |
| OUT (C), r | (C) ← r | • | • | • | • | • | • | • | • | 11 101 101 | ED | 2 | 3 | 12 | 4,4,4 | | |
| | | | | | | | | | | 01 r 001 | | | | | | | |
| OUT (C), 0* | (C) ← 0 | • | • | • | • | • | • | • | • | 11 101 101 | ED | 2 | 3 | 12 | 4,4,4 | | |
| | | | | | | | | | | 01 110 001 | 71 | | | | | | |
| OUTI | (C) ← (HL) | ↓ ¹ | ↓ ¹ | ↓ ¹ | ↓ ³ | ↓ ¹ | ↓ ³ | ↓ ² | ↓ ³ | 11 101 101 | ED | 2 | 4 | 16 | 4,5,4,3 | | |
| | HL ← HL + 1 | | | | | | | | | 10 100 011 | A3 | | | | | | |
| | B ← B - 1 | | | | | | | | | | | | | | | | |
| OTIR | (C) ← (HL) | 0 | 1 | 0 | ↓ ³ | 0 | ↓ ³ | ↓ ² | ↓ ³ | 11 101 101 | ED | 2 | 5 | 21 | 4,5,4,3,5 | | if B ≠ 0 |
| | HL ← HL + 1 | | | | | | | | | 10 110 011 | B3 | 2 | 4 | 16 | 4,5,4,3 | | if B = 0 |
| | B ← B - 1 | | | | | | | | | | | | | | | | |
| | Repeat until B = 0 | | | | | | | | | | | | | | | | |
| OUTD | (C) ← (HL) | ↓ ¹ | ↓ ¹ | ↓ ¹ | ↓ ³ | ↓ ¹ | ↓ ³ | ↓ ² | ↓ ³ | 11 101 101 | ED | 2 | 4 | 16 | 4,5,4,3 | | |
| | HL ← HL - 1 | | | | | | | | | 10 101 011 | AB | | | | | | |
| | B ← B - 1 | | | | | | | | | | | | | | | | |
| OTDR | (C) ← (HL) | 0 | 1 | 0 | ↓ ³ | 0 | ↓ ³ | ↓ ² | ↓ ³ | 11 101 101 | ED | 2 | 5 | 21 | 4,5,4,3,5 | | if B ≠ 0 |
| | HL ← HL - 1 | | | | | | | | | 10 111 011 | BB | 2 | 4 | 16 | 4,5,4,3 | | if B = 0 |
| | B ← B - 1 | | | | | | | | | | | | | | | | |
| | Repeat until B = 0 | | | | | | | | | | | | | | | | |

Notes:

The V symbol in the P/V flag column indicates that the P/V flags contains the overflow of the operation. Similarly the P symbol indicates parity.

r means any of the registers A, B, C, D, E, H, L.

¹ flag is affected by the result of B ← B - 1 as in DEC B.

² N is a copy bit 7 of the last value from the input (C).

³ This flag is bizarre, see section 4.3.

Jump Group

| Mnemonic | Symbolic Operation | Flags | | | | | | | Opcode | | | Hex | No. of Bytes | No. of M Cycles | No. of T States | T States | Comments |
|-----------|--------------------------------------|-------|---|----|---|----|-----|---|--------|-----|-----|-----|--------------|-----------------|-----------------|----------|----------------------|
| | | S | Z | YF | H | XF | P/V | N | C | 76 | 543 | | | | | | |
| JP nn | PC ← nn | • | • | • | • | • | • | • | 11 | 000 | 011 | C3 | 3 | 3 | 10 | 4,3,3 | |
| | | | | | | | | | ← | n | → | | | | | | |
| | | | | | | | | | ← | n | → | | | | | | |
| JP cc, nn | if cc is true, PC ← nn | • | • | • | • | • | • | • | 11 | ccc | 010 | | 3 | 3 | 10 | 4,3,3 | <u>ccc Condition</u> |
| | | | | | | | | | ← | n | → | | | | | | 000 NZ |
| | | | | | | | | | ← | n | → | | | | | | 001 Z |
| | | | | | | | | | | | | | | | | | 010 NC |
| | | | | | | | | | | | | | | | | | 011 C |
| | | | | | | | | | | | | | | | | | 100 PO |
| | | | | | | | | | | | | | | | | | 101 PE |
| | | | | | | | | | | | | | | | | | 110 P |
| | | | | | | | | | | | | | | | | | 111 M |
| JR e | PC ← PC + e | • | • | • | • | • | • | • | 00 | 011 | 000 | 18 | 2 | 3 | 12 | 4,3,5 | |
| | | | | | | | | | ← | e | - 2 | → | | | | | |
| JR ss, e | if ss is true PC ← PC + e | • | • | • | • | • | • | • | 00 | 1ss | 000 | | 2 | 3 | 12 | 4,3,5 | if ss is true |
| | | | | | | | | | ← | e | - 2 | → | 2 | 2 | 7 | 4,3 | if ss is false |
| JP HL | PC ← HL | • | • | • | • | • | • | • | 11 | 101 | 001 | E9 | 1 | 1 | 4 | 4 | |
| JP IX | PC ← IX | • | • | • | • | • | • | • | 11 | 011 | 101 | DD | 2 | 2 | 8 | 4,4 | <u>ss Condition</u> |
| | | | | | | | | | 11 | 101 | 001 | E9 | | | | | 11 C |
| | | | | | | | | | | | | | | | | | 10 NC |
| | | | | | | | | | | | | | | | | | 01 Z |
| | | | | | | | | | | | | | | | | | 00 NZ |
| DJNZ e | B ← B - 1 if B ≠ 0 PC ← PC + e | • | • | • | • | • | • | • | 00 | 010 | 000 | 10 | 2 | 2 | 8 | 5,3 | if B = 0 |
| | | | | | | | | | ← | e | - 2 | → | 2 | 3 | 13 | 5,3,5 | if B ≠ 0 |

Notes:
 e is a signed two-complement number in the range <-126, 129>
 e - 2 in the opcode provides an effective number of PC + e as PC incremented by 2 prior to the addition of e.
 ccc is a 3-bit condition
 ss is a 2-bit condition

Flag Notation:
 • = flag is not affected, 0 = flag is reset, 1 = flag is set, ↑ = flag is set according to the result of the operation.

Call and Return Group

| Mnemonic | Symbolic Operation | Flags | | | | | | | | Opcode | | | | Hex | No. of Bytes | No. of M Cycles | No. of T States | T States | Comments |
|---------------------|---|-------|---|----|---|----|-----|---|---|------------|-----|-----|--|-----|--------------|-----------------|-----------------|-----------|----------------------|
| | | S | Z | YF | H | XF | P/V | N | C | 76 | 543 | 210 | | | | | | | |
| CALL nn | SP ← SP - 1 (SP) ← PC _H SP ← SP - 1 (SP) ← PC _L PC ← nn | • | • | • | • | • | • | • | • | 11 001 101 | | | | CD | 3 | 5 | 17 | 4,3,4,3,3 | |
| CALL cc, nn | if cc is true, SP ← SP - 1 (SP) ← PC _H SP ← SP - 1 (SP) ← PC _L PC ← nn | • | • | • | • | • | • | • | • | 11 ccc 100 | | | | | 3 | 3 | 10 | 4,3,3 | if cc is false |
| | | | | | | | | | | ← n → | | | | | 3 | 5 | 17 | 4,3,4,3,3 | if cc is true |
| RET | PC _L ← (SP) SP ← SP + 1 PC _H ← (SP) SP ← SP + 1 | • | • | • | • | • | • | • | • | 11 001 001 | | | | C9 | 1 | 3 | 10 | 4,3,3 | |
| RET cc | if cc is true, PC _L ← (SP) SP ← SP + 1 PC _H ← (SP) SP ← SP + 1 | • | • | • | • | • | • | • | • | 11 ccc 000 | | | | | 1 | 1 | 5 | 5 | if cc is false |
| | | | | | | | | | | | | | | | 1 | 3 | 11 | 5,3,3 | if cc is true |
| RETI ² | PC _L ← (SP) SP ← SP + 1 PC _H ← (SP) SP ← SP + 1 | • | • | • | • | • | • | • | • | 11 101 101 | | | | ED | 2 | 4 | 14 | 4,4,3,3 | <u>ccc Condition</u> |
| | | | | | | | | | | 01 001 101 | | | | 4D | | | | | 000 NZ |
| | | | | | | | | | | | | | | | | | | | 001 Z |
| | | | | | | | | | | | | | | | | | | | 010 NC |
| | | | | | | | | | | | | | | | | | | | 011 C |
| RETN ^{1,2} | PC _L ← (SP) SP ← SP + 1 PC _H ← (SP) SP ← SP + 1 IFF ₁ ← IFF ₂ | • | • | • | • | • | • | • | • | 11 101 101 | | | | ED | 2 | 4 | 14 | 4,4,3,3 | 100 PO |
| | | | | | | | | | | 01 000 101 | | | | 45 | | | | | 101 PE |
| | | | | | | | | | | | | | | | | | | | 110 P |
| | | | | | | | | | | | | | | | | | | | 111 M |
| RST p | SP ← SP - 1 (SP) ← PC _H SP ← SP - 1 (SP) ← PC _L PC ← p | • | • | • | • | • | • | • | • | 11 t 111 | | | | | 1 | 3 | 11 | 5,3,3 | <u>t p</u> |
| | | | | | | | | | | | | | | | | | | | 000 0h |
| | | | | | | | | | | | | | | | | | | | 001 8h |
| | | | | | | | | | | | | | | | | | | | 010 10h |
| | | | | | | | | | | | | | | | | | | | 011 18h |
| | | | | | | | | | | | | | | | | | | | 100 20h |
| | | | | | | | | | | | | | | | | | | | 101 28h |
| | | | | | | | | | | | | | | | | | | | 110 30h |
| | | | | | | | | | | | | | | | | | | | 111 38h |

Notes: ¹ This instruction has other unofficial opcodes, see Opcode list. RETI and RETN are internally the same instruction.

² Instruction also IFF₁ ← IFF₂

cc is a 3-bit condition

Flag Notation:

• = flag is not affected, 0 = flag is reset, 1 = flag is set, ↑ = flag is set according to the result of the operation.