

Field Support Offices

EAST

* 500 Office Center
Fort Washington Ind. Park
Fort Washington, Pennsylvania 19034
215/628-9050

* 60 Turner Street
Walham, Massachusetts 02154
617/899-9107

* Exchange Bank Building
1111 North Westshore Blvd.
Suite 414
Tampa, Florida 33607
813/876-1304

* 34 West Putnam
2nd Floor
Greenwich, Conn. 06830
203/622-0955

CENTRAL

* 701 East Irving Park Blvd.
Suite 206
Roselle, Illinois 60172
312/529-3993

5100 Edina Ind. Blvd.
Edina, Minnesota 55435
612/835-7303

* 228 Byers Road
Suite 105
Mansfield, Ohio 45342
513/866-3405

WEST

* 12870 Skyway Circle
Suite 107
Irvine, California 92714
714/549-0397

13300 Branchview Lane
Farmers Branch, Texas 75224
214/243-1017

* 2025 Gateway Place
Suite 268
San Jose, California 95011
408/267-5081

8828 North Central Avenue
Suite 201
Phoenix, Arizona 85020
602/997-7573

* Offices that offer Field Application Engineering assistance.

Technical data is also available from your local MOSTEK representative or distributor. Please call!!

MOSTEK
Z80-F8 Covering the full
3870 spectrum of
microcomputer
applications.

1215 W Crosby Rd. • Carrollton, Texas 75006 • 214/242-0444
In Europe, contact: MOSTEK GmbH, Talstrasse 172
D 7024 Filderstadt-1, W. Germany • Tele: (0711) 701096

Mostek reserves the right to make changes in specifications at any time and without notice. The information furnished by Mostek in this publication is believed to be accurate and reliable. However, no responsibility is assumed by Mostek for its use, nor for any infringements of patents or other rights of third parties resulting from its use. No license is granted under any patents or patent rights of Mostek.


PRINTED IN USA February 1978
Publication No. MK78516

Copyright 1978 by Mostek Corporation
All rights reserved

MOSTEK

Z80 MICROCOMPUTER SYSTEM

Micro-Reference Manual



Z80-CPU REGISTER CONFIGURATION

SUMMARY OF FLAG OPERATION

Instruction	D7			P/V	D0		Comments		
	S	Z	H		N	C			
ADD A, s; ADCA, s	1	1	X	1	X	V	0	1	8-bit add or add with carry
SUB s; SBCA: s; CPA; NEG	1	1	X	1	X	V	1	1	8-bit subtract, subtract with carry, compare and negate accumulator
AND s	1	1	X	1	X	P	0	0	Logical operations
OR s; XOR s	1	1	X	0	X	P	0	0	Logical operations
INC s	1	1	X	1	X	V	0	*	8-bit increment
DEC s	1	1	X	1	X	V	1	*	8-bit decrement
ADD DD, SS	*	*	X	X	X	*	0	1	16-bit add
ADC HL, SS	1	1	X	X	X	V	0	1	16-bit add with carry
SBC HL, SS	1	1	X	X	X	V	1	1	16-bit subtract with carry
RLA; RLCA; RRA; RRCA	*	*	X	0	X	*	0	1	Rotate accumulator
RL; RLC; RR; RRC; SRA; SRA; SRL s	1	1	X	0	X	P	0	1	Rotate and shift locations
RLD; RRD	1	1	X	0	X	P	0	*	Rotate digit left and right
DAA	1	1	X	1	X	P	*	1	Decimal adjust accumulator
CPL	*	*	X	1	X	*	1	*	Complement accumulator
SCF	*	*	X	0	X	*	0	1	Set carry
CCF	*	*	X	X	X	*	0	1	Complement carry
IN s; (C)	1	1	X	0	X	P	0	*	Input register indirect
IN; IN; OUT; OUTD	X	1	X	X	X	X	1	*	Block input and output
INR; INR; OTIR; OTDR	X	1	X	X	X	X	1	*	Z = 0 if B ≠ 0 otherwise Z = 1
LDI; LDD	X	X	X	0	X	1	0	*	Block transfer instructions
LDIR; LDDR	X	X	X	0	X	0	0	*	P/V = 1 if BC ≠ 0, otherwise P/V = 0
CPI; CPIR; CPD; CPDR	X	1	X	X	X	1	1	*	Block search instructions Z = 1 if A = (HL), otherwise Z = 0 P/V = 1 if BC ≠ 0, otherwise P/V = 0
LD A, i; LD A, R	1	1	X	0	X	IFF	0	*	The content of the interrupt enable flip-flop (IFF) is copied into the P/V flag
BIT b, s	X	1	X	1	X	X	0	*	The state of bit b of location s is copied into the Z flag

The following notation is used in this table:

Symbol	Operation
C	Carry/link flag. C=1 if the operation produced a carry from the MSB of the operand or result.
Z	Zero flag. Z=1 if the result of the operation is zero.
S	Sign flag. S=1 if the MSB of the result is one.
P/V	Parity or overflow flag. Parity (P) and overflow (V) share the same flag. Logical operations affect this flag with the parity of the result while arithmetic operations affect this flag with the overflow of the result. If P/V holds parity, P/V=1 if the result of the operation is even, P/V=0 if result is odd. If P/V holds overflow, P/V=1 if the result of the operation produced an overflow.
H	Half carry flag. H=1 if the add or subtract operation produced a carry into or borrow from bit 4 of the accumulator.
N	Add/Subtract flag. N=1 if the previous operation was a subtract.
	H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format following addition or subtraction using operands with packed BCD format.
!	The flag is affected according to the result of the operation.
*	The flag is unchanged by the operation.
0	The flag is reset by the operation.
1	The flag is set by the operation.
X	The flag is a "don't care".
V	P/V flag affected according to the overflow result of the operation.
P	P/V flag affected according to the parity result of the operation.
r	Any one of the CPU registers A, B, C, D, E, H, L.
s	Any 8-bit location for all the addressing modes allowed for the particular instruction.
ss	Any 16-bit location for all the addressing modes allowed for that instruction.
ii	Any one of the two index registers IX or IY.
R	Refresh counter.
n	8-bit value in range <0, 255 >
nn	16-bit value in range <0, 65535 >

8-BIT LOAD GROUP
'LD'

SOURCE

DESTINATION

	IMPLIED	REGISTER										REG INDIRECT			INDEXED		EXT. ADDR.		IMME
		I	R	A	B	C	D	E	H	L	(HL)	(BC)	(DE)	(IX+d)	(IY+d)	(nn)	n		
REGISTER	A	EO 57	EO 5F	7F	78	79	7A	7B	7C	7D	7E	0A	1A	DD 7E	FD 7E	3A n	3E n		
	B			47	40	41	42	43	44	45	46			DD 46	FD 46		06 n		
	C			4F	48	49	4A	4B	4C	4D	4E			DD 4E	FD 4E		0E n		
	D			57	50	51	52	53	54	55	56			DD 56	FD 56		10 n		
	E			5F	58	59	5A	5B	5C	5D	5E			DD 5E	FD 5E		1E n		
	H			67	60	61	62	63	64	65	66			DD 66	FD 66		26 n		
	L			6F	68	69	6A	6B	6C	6D	6E			DD 6E	FD 6E		2E n		
		(HL)			77	70	71	72	73	74	75							36 n	
REG INDIRECT	(BC)			02															
	(DE)			12															
	(IX+d)			DD 77	DD 70	DD 71	DD 72	DD 73	DD 74	DD 75				DD d	FD d		DD 36		
(IY+d)			FD 77	FD 70	FD 71	FD 72	FD 73	FD 74	FD 75				FD d	FD d		FD 36			
EXT. ADDR.	(nn)		32 n																
IMPLIED	I		EO 47																
	R		EO 4F																

8-BIT LOAD GROUP

Mnemonic	Symbolic Operation	Flags						Op-Code			No. of Bytes	No. of M Cycles	No. of T States	Comments			
		S	Z	H	P/V	N	C	76	543	210					Hex		
LD r, s	r ← s	*	*	X	*	X	*	*	*	01	r	s	1	1	4	r, s Rep.	
LD r, n	r ← n	*	*	X	*	X	*	*	*	00	r	110	2	2	7	000 B 001 C 010 D 011 E 100 H 101 L 111 A	
LD r, (HL)	r ← (HL)	*	*	X	*	X	*	*	*	01	r	110	1	2	7		
LD r, (IX+d)	r ← (IX+d)	*	*	X	*	X	*	*	*	11	011	101	DD	3	5	19	
LD r, (IY+d)	r ← (IY+d)	*	*	X	*	X	*	*	*	11	111	110	FD	3	5	19	
LD (HL), r	(HL) ← r	*	*	X	*	X	*	*	*	01	110	r	1	2	7		
LD (IX+d), r	(IX+d) ← r	*	*	X	*	X	*	*	*	DD	011	101	DD	3	5	19	
LD (IY+d), r	(IY+d) ← r	*	*	X	*	X	*	*	*	11	111	101	FD	3	5	19	
LD (HL), n	(HL) ← n	*	*	X	*	X	*	*	*	00	110	110	36	2	3	10	
LD (IX+d), n	(IX+d) ← n	*	*	X	*	X	*	*	*	11	011	101	DD	4	5	19	
LD (IY+d), n	(IY+d) ← n	*	*	X	*	X	*	*	*	11	111	101	FD	4	5	19	
LD A, (BC)	A ← (BC)	*	*	X	*	X	*	*	*	00	001	010	0A	1	2	7	
LD A, (DE)	A ← (DE)	*	*	X	*	X	*	*	*	00	011	010	1A	1	2	7	
LD A, (nn)	A ← (nn)	*	*	X	*	X	*	*	*	00	111	010	3A	3	4	13	
LD (BC), A	(BC) ← A	*	*	X	*	X	*	*	*	00	000	010	02	1	2	7	
LD (DE), A	(DE) ← A	*	*	X	*	X	*	*	*	00	010	010	12	1	2	7	
LD (nn), A	(nn) ← A	*	*	X	*	X	*	*	*	00	110	010	32	3	4	13	
LD A, I	A ← I	↑	↑	X	0	X	IFF	0	*	11	101	101	ED	2	2	9	
LD A, R	A ← R	↑	↑	X	0	X	IFF	0	*	11	010	111	57				
LD I, A	I ← A	*	*	X	*	X	*	*	*	01	101	111	5F				
LD R, A	R ← A	*	*	X	*	X	*	*	*	11	101	101	ED	2	2	9	
										01	000	111	47				
										11	101	101	ED	2	2	9	
										01	001	111	4F				

Notes: r, s means any of the registers A, B, C, D, E, H, L
IFF the content of the interrupt enable flip-flop (IFF) is copied into the P/V flag

Flag Notation: * = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown, I = flag is affected according to the result of the operation.

16-BIT LOAD GROUP
'LD'
'PUSH' AND 'POP'

		SOURCE								REGISTER			IMM. EXT.	EXT. ADDR.	REG. INDIR.
		AF	BC	DE	HL	SP	IX	IY	nn	(nn)	(SP)				
DESTINATION	R E G I S T E R	AF												F1	
		BC							01 n n n	ED 4B n n n				C1	
		DE							11 n n n	ED 5B n n n				D1	
		HL							21 n n n	2A n n n				E1	
		SP					F9	00 F9	FD F9	31 n n n	ED 7B n n n				
		IX								DD 21 n n n	DD 2A n n n			DD E1	
		IY								FD 21 n n n	FD 2A n n n			FD E1	
EXT. ADDR.	(nn)		ED 43 n n n	ED 53 n n n	22 n n n	ED 73 n n n	DD 22 n n n	FD 22 n n n							
PUSH INSTRUCTIONS	REG. IND.	(SP)	F5	CS	DS	ES		DD E5	FD E5						

NOTE: The Push & Pop Instructions adjust the SP after every execution.

POP INSTRUCTIONS

16-BIT LOAD GROUP

Mnemonic	Symbolic Operation	Flags								Op-Code		No. of Bytes	No. of M Cycles	No. of T States	Comments		
		S	Z	H	P/V	N	C	76	543	210	Hex						
LD dd, nn	dd - nn	*	*	X	*	X	*	*	*	00	d40	001	3	3	10	dd Pair 00 BC 01 DE	
										-	n	-					
										-	n	-					
LD IX, nn	IX - nn	*	*	X	*	X	*	*	*	11	011	101	DD	4	4	14	10 HL 11 SP
										00	100	001					
										-	n	-					
										-	n	-					
LD IY, nn	IY - nn	*	*	X	*	X	*	*	*	11	111	101	FD	4	4	14	
										00	100	001					
										-	n	-					
										-	n	-					
LD HL, (nn)	H - (nn+1) L - (nn)	*	*	X	*	X	*	*	*	00	101	010	2A	3	5	16	
										-	n	-					
										-	n	-					
LD dd, (nn)	dd _H - (nn+1) dd _L - (nn)	*	*	X	*	X	*	*	*	11	101	101	ED	4	6	20	
										01	d41	011					
										-	n	-					
										-	n	-					
LD IX, (nn)	IX _H - (nn+1) IX _L - (nn)	*	*	X	*	X	*	*	*	11	011	101	DD	4	6	20	
										00	101	010	2A				
										-	n	-					
										-	n	-					
LD IY, (nn)	IY _H - (nn+1) IY _L - (nn)	*	*	X	*	X	*	*	*	11	111	101	FD	4	6	20	
										00	101	010	2A				
										-	n	-					
										-	n	-					
LD (nn), HL	(nn+1) - H (nn) - L	*	*	X	*	X	*	*	*	00	100	010	22	3	5	16	
										-	n	-					
										-	n	-					
LD (nn), dd	(nn+1) - dd _H (nn) - dd _L	*	*	X	*	X	*	*	*	11	101	101	ED	4	6	20	
										01	d40	011					
										-	n	-					
										-	n	-					
LD (nn), IX	(nn+1) - IX _H (nn) - IX _L	*	*	X	*	X	*	*	*	11	011	101	DD	4	6	20	
										00	100	010	22				
										-	n	-					
										-	n	-					
LD (nn), IY	(nn+1) - IY _H (nn) - IY _L	*	*	X	*	X	*	*	*	11	111	101	FD	4	6	20	
										00	100	010	22				
										-	n	-					
										-	n	-					
LD SP, HL	SP - HL	*	*	X	*	X	*	*	*	11	111	001	F9	1	1	6	
LD SP, IX	SP - IX	*	*	X	*	X	*	*	*	11	011	101	DD	2	2	10	
										11	111	001	F9				
LD SP, IY	SP - IY	*	*	X	*	X	*	*	*	11	111	101	FD	2	2	10	
										11	111	001	F9				
PUSH qq	(SP-2) - qq _L (SP-1) - qq _H	*	*	X	*	X	*	*	*	11	qq0	101	1	3	11		
PUSH IX	(SP-2) - IX _L (SP-1) - IX _H	*	*	X	*	X	*	*	*	11	011	101	DD	2	4	15	
										11	100	101	E5				
PUSH IY	(SP-2) - IY _L (SP-1) - IY _H	*	*	X	*	X	*	*	*	11	111	101	FD	2	4	15	
										11	100	101	E5				
POP qq	qq _H - (SP+1) qq _L - (SP)	*	*	X	*	X	*	*	*	11	qq0	001	1	3	10		
POP IX	IX _H - (SP+1) IX _L - (SP)	*	*	X	*	X	*	*	*	11	011	101	DD	2	4	14	
										11	100	001	E1				
POP IY	IY _H - (SP+1) IY _L - (SP)	*	*	X	*	X	*	*	*	11	111	101	FD	2	4	14	
										11	100	001	E1				

Notes: dd is any of the register pairs BC, DE, HL, SP
qq is any of the register pairs AF, BC, DE, HL
(PAIR)_H, (PAIR)_L refer to high order and low order eight bits of the register pair respectively.
e.g. BC_L = C, AF_H = A

Flag Notation: * = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,
↑ flag is affected according to the result of the operation.

EXCHANGES
'EX' AND 'EXX'

		IMPLIED ADDRESSING					
		AF'	BC, DE' & HL'	HL	IX	IY	
IMPLIED	AF	D8					
	BC, DE & HL		D9				
	DE			EB			
	REG. INDIR. (SP)			E3	DD E3	FD E3	

BLOCK TRANSFER GROUP

BLOCK SEARCH GROUP

		SOURCE	
		REG. INDIR.	(HL)
DESTINATION	REG. INDIR.	(DE)	ED 'LDI' - Load (DE) ← (HL)
			A0 Inc HL & DE, Dec BC
			ED 'LDIR' - Load (DE) ← (HL)
			B0 Inc HL & DE, Dec BC, Repeat until BC = 0
			ED 'LDD' - Load (DE) ← (HL)
			AS Dec HL & DE, Dec BC
			ED 'LDDR' - Load (DE) ← (HL)
			BS Dec HL & DE, Dec BC, Repeat until BC = 0

HL points to source
DE points to destination
BC is byte counter

		SEARCH LOCATION	
		REG. INDIR.	(HL)
	ED 'CPI'		A0 Inc HL, Dec BC
	ED 'CPIR' - Inc HL, Dec BC		
	B1 repeat until BC = 0 or find match		
	ED 'CPD' - Dec HL & BC		
	AS 'CPDR' - Dec HL & BC		
	ED 'CPDR' - Dec HL & BC		
	B9 Repeat until BC = 0 or find match		
	B9 Repeat until BC = 0 or find match		

HL points to location in memory
to be compared with accumulator
contents
BC is byte counter

EXCHANGE GROUP AND BLOCK TRANSFER AND SEARCH GROUP

Mnemonic	Symbolic Operation	Flags					Op-Code			No. of Bytes	No. of M Cycles	No. of T States	Comments		
		S	Z	N	P/V	N	Hex	Hex	Hex						
EX DE, HL	DE ← HL	*	X	*	X	*	*	11 101 011	E8	1	1	4			
EX AF, AF'	AF ← AF'	*	X	*	X	*	*	00 001 000	08	1	1	4			
EXX	(BC ← BC') (DE ← DE') (HL ← HL')	*	X	*	X	*	*	11 011 001	09	1	1	4	Register bank and auxiliary register bank exchange		
EX (SP), HL	H ← (SP+1) L ← (SP)	*	*	X	*	X	*	11 100 011	E3	1		5	19		
EX (SP), IX	IX _H ← (SP+1) IX _L ← (SP)	*	*	X	*	X	*	11 011 101	DD	2		6	23		
EX (SP), IY	IY _H ← (SP+1) IY _L ← (SP)	*	*	X	*	X	*	11 111 101	FD	2		6	23		
LDI	(DE) ← (HL) DE ← DE+1 HL ← HL+1 BC ← BC+1	*	*	X	0	X	1	0	11 101 101 10 100 000	ED A0	2		4	16	Load (HL) into (DE), increment the pointers and decrement the byte counter (BC)
LDIR	(DE) ← (HL) DE ← DE+1 HL ← HL+1 BC ← BC+1 Repeat until BC = 0	*	*	X	0	X	0	0	11 101 101 10 110 000	ED B0	2		5 4	21 16	If BC ≠ 0 If BC = 0
LDD	(DE) ← (HL) DE ← DE-1 HL ← HL-1 BC ← BC-1	*	*	X	0	X	1	0	11 101 101 10 101 000	ED A8	2		4	16	
LDDR	(DE) ← (HL) DE ← DE-1 HL ← HL-1 BC ← BC-1 Repeat until BC = 0	*	*	X	0	X	0	0	11 101 101 10 111 000	ED 88	2		5 4	21 16	If BC ≠ 0 If BC = 0
CPI	A ← (HL) HL ← HL+1 BC ← BC-1	1	1	X	1	X	1	1	11 101 101 10 100 001	ED A1	2		4	16	
CPIR	A ← (HL) HL ← HL+1 BC ← BC-1 Repeat until A = (HL) or BC = 0	1	1	X	1	X	1	1	11 101 101 10 110 001	ED B1	2		5 4	21 16	If BC ≠ 0 and A ≠ (HL) If BC = 0 or A = (HL)
CPD	A ← (HL) HL ← HL-1 BC ← BC-1	1	1	X	1	X	1	1	11 101 101 10 101 001	ED A9	2		4	16	
CPDR	A ← (HL) HL ← HL-1 BC ← BC-1 Repeat until A = (HL) or BC = 0	1	1	X	1	X	1	1	11 101 101 10 111 001	ED B9	2		5 4	21 16	If BC ≠ 0 and A ≠ (HL) If BC = 0 or A = (HL)

Notes: ① P/V flag is 0 if the result of BC-1 = 0, otherwise P/V = 1

② Z flag is 1 if A = (HL), otherwise Z = 0.

Flag Notation: * = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown, 1 = flag is affected according to the result of the operation.

SOURCE

	REGISTER ADDRESSING							REG. INDIR.	INDEXED			IMMED.
	A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)	n	
'ADD'	87	80	81	82	83	84	85	88	DD d	FD d	CS n	
ADD w CARRY 'ADC'	8F	88	89	8A	8B	8C	8D	8E	DD d	FD d	CS n	
SUBTRACT 'SUB'	97	90	91	92	93	94	95	96	DD d	FD d	DS n	
SUB w CARRY 'SBC'	9F	98	99	9A	9B	9C	9D	9E	DD d	FD d	DE n	
'AND'	A7	A0	A1	A2	A3	A4	A5	A6	DD d	FD d	ES n	
'XOR'	AF	A8	A9	AA	AB	AC	AD	AE	DD d	FD d	EE n	
'OR'	B7	B0	B1	B2	B3	B4	B5	B6	DD d	FD d	FS n	
COMPARE 'CP'	BF	B8	B9	BA	BB	BC	BD	BE	DD d	FD d	FE n	
INCREMENT 'INC'	3C	04	0C	14	1C	24	2C	34	DD d	FD d		
DECREMENT 'DEC'	3D	05	0D	15	1D	25	2D	35	DD d	FD d		

Mnemonic	Symbolic Operation	Flags						Op Code			No. of Bytes	No. of Cycles	No. of T States	Comments			
		S	Z	N	P/V	N	C	76	543	210					Hex		
ADD A, r	A ← A + r	1	1	X	1	X	V	0	1	10	0001	r	1	1	4	r Reg	
ADD A, n	A ← A + n	1	1	X	1	X	V	0	1	11	0001110	n	2	2	7	000 B 001 C 010 D 011 E 100 H 101 L 111 A	
ADD A, (HL)	A ← A+(HL)	1	1	X	1	X	V	0	1	10	0001110		1	2	7		
ADD A, (IX+d)	A ← A+(IX+d)	1	1	X	1	X	V	0	1	11	011101		DD	3	5	19	
ADD A, (IY+d)	A ← A+(IY+d)	1	1	X	1	X	V	0	1	11	111101		FD	3	5	19	
ADC A, s	A ← A+s+CY	1	1	X	1	X	V	0	1		0011	s				s is any of r, n, (HL), (IX+d), (IY+d) as shown for ADD instruction. The indicated bits replace the 0000 in the ADD sat above.	
SUB s	A ← A - s	1	1	X	1	X	V	1	1		0101	s					
SBC A, s	A ← A - s - CY	1	1	X	1	X	V	1	1		0111	s					
AND s	A ← A & s	1	1	X	1	X	P	0	0		1000	s					
OR s	A ← A s	1	1	X	1	X	P	0	0		1100	s					
XOR s	A ← A ⊕ s	1	1	X	0	X	P	0	0		1011	s					
CP s	A ← s	1	1	X	1	X	V	1	1		1111	s					
INC r	r ← r + 1	1	1	X	1	X	V	0			00 r	r	1	1	4		
INC (HL)	(HL) ← (HL) + 1	1	1	X	1	X	V	0			00 110	(HL)	1	3	11		
INC (IX+d)	(IX+d) ← (IX+d) + 1	1	1	X	1	X	V	0			00 111 101	(IX+d)	DD	3	6	23	
INC (IY+d)	(IY+d) ← (IY+d) + 1	1	1	X	1	X	V	0			00 110 100	(IY+d)	FD	3	6	23	
DEC s	s ← s - 1	1	1	X	1	X	V	1			1011	s				s is any of r, (HL), (IX+d), (IY+d) as shown for INC. DEC same format and states as INC. Replace 1000 with 0101 in OP Code.	

Notes: The V symbol in the P/V flag column indicates that the P/V flag contains the overflow of the result of the operation. Similarly the P symbol indicates parity. V = 1 means overflow, V = 0 means not overflow, P = 1 means parity of the result is even, P = 0 means parity of the result is odd.

Flag Notation: * = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown.
1 = flag is affected according to the result of the operation.

GENERAL PURPOSE AF OPERATIONS

Decimal Adjust Acc, 'DAA'	27
Complement Acc, 'CPL'	2F
Negate Acc, 'NEG' (2's complement)	ED
Complement Carry Flag, 'CCF'	3F
Set Carry Flag, 'SCF'	37

MISCELLANEOUS CPU CONTROL

'NOP'	00
'HALT'	76
DISABLE INT 'DI'	F3
ENABLE INT 'EI'	FB
SET INT MODE 0 'IM 0'	ED 46
SET INT MODE 1 'IM 1'	ED 56
SET INT MODE 2 'IM 2'	ED 5E

8080A MODE

RESTART TO LOCATION 0038H

INDIRECT CALL USING REGISTER
I AND 8 BITS FROM INTERRUPTING
DEVICE AS A POINTER.

GENERAL PURPOSE ARITHMETIC AND CPU CONTROL GROUPS

Mnemonic	Symbolic Operation	Flags								Op-Code			No. of Bytes	No. of M Cycles	No. of T States	Comments	
		S	Z	H	P/V	N	C	76	543	210	Hex						
DAA	Converts acc. content into packed BCD following add or subtract with packed BCD operands	1	1	X	1	X	*	*	1	00	100	111	27	1	1	4	Decimal adjust accumulator
CPL	$A - \bar{A}$	*	*	X	1	X	*	1	*	00	101	111	2F	1	1	4	Complement accumulator (One's complement)
NEG	$A - \bar{A} + 1$	1	1	X	1	X	V	1	1	11	101	101	ED	2	2	8	Negate acc. (two's complement)
CCF	$CY - \bar{CY}$	*	*	X	X	X	*	0	1	00	111	111	3F	1	1	4	Complement carry flag
SCF	$CY - 1$	*	*	X	0	X	*	0	1	00	110	111	37	1	1	4	Set carry flag
NOP	No operation	*	*	X	*	X	*	*	*	00	000	000	00	1	1	4	
HALT	CPU halted	*	*	X	*	X	*	*	*	01	110	110	76	1	1	4	
EI *	IFF = 0	*	*	X	*	X	*	*	*	11	110	011	F3	1	1	4	
EI *	IFF = 1	*	*	X	*	X	*	*	*	11	111	011	F8	1	1	4	
IM 0	Set interrupt mode 0	*	*	X	*	X	*	*	*	11	101	101	ED	2	2	8	
IM 1	Set interrupt mode 1	*	*	X	*	X	*	*	*	11	101	101	ED	2	2	8	
IM 2	Set interrupt mode 2	*	*	X	*	X	*	*	*	11	101	101	ED	2	2	8	
										01	011	110	5E				

Notes: IFF indicates the interrupt enable flip-flop
CY indicates the carry flip-flop.

Flag Notation: * = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,
1 = flag is affected according to the result of the operation.
* = Interrupts are not sampled at the end of EI or DI

16-BIT ARITHMETIC

SOURCE

DESTINATION

		BC	DE	HL	SP	IX	IY
'ADD'	HL	09	19	29	39		
	IX	DD 09	DD 19		DD 39	DD 29	
	IY	FD 09	FD 19		FD 39	FD 29	
ADD WITH CARRY AND SET FLAGS 'ADC'	HL	ED 4A	ED 5A	ED 6A	ED 7A		
SUB WITH CARRY AND SET FLAGS 'SBC'	HL	ED 42	ED 52	ED 62	ED 72		
INCREMENT 'INC'		03	13	23	33	DD 23	FD 23
DECREMENT 'DEC'		0B	1B	2B	3B	DD 2B	FD 2B

16-BIT ARITHMETIC GROUP

Mnemonic	Symbolic Operation	Flags								Op-Code			No. of Bytes	No. of Cycles	No. of Status	Comments	
		S	Z	H	P/V	N	C	76	543	210	Hex						
ADD HL, ss	HL ← HL+ss	*	*	X	X	X	*	0	†	00	ss1	001		1	3	11	ss Reg.
ADC HL, ss	HL ← HL+ss+CY	†	†	X	X	X	V	0	†	11	101	101	ED	2	4	15	00 BC 01 DE 10 HL 11 SP
SBC HL, ss	HL ← HL-ss-CY	†	†	X	X	X	V	1	†	11	101	101	ED	2	4	15	
ADD IX, pp	IX ← IX+pp	*	*	X	X	X	*	0	†	11	011	101	DD	2	4	15	pp Reg. 00 BC 01 DE 10 IX 11 SP
ADD IY, rr	IY ← IY+rr	*	*	X	X	X	*	0	†	11	111	101	FD	2	4	15	rr Reg. 00 BC 01 DE 10 IY 11 SP
INC ss	ss ← ss+1	*	*	X	*	X	*	*	*	00	ss0	011		1	1	6	
INC IX	IX ← IX+1	*	*	X	*	X	*	*	*	11	011	101	DD	2	2	10	
INC IY	IY ← IY+1	*	*	X	*	X	*	*	*	11	111	101	FD	2	2	10	
DEC ss	ss ← ss-1	*	*	X	*	X	*	*	*	00	ss1	011		1	1	6	
DEC IX	IX ← IX-1	*	*	X	*	X	*	*	*	11	011	101	DD	2	2	10	
DEC IY	IY ← IY-1	*	*	X	*	X	*	*	*	11	111	101	FD	2	2	10	

Notes: ss is any of the register pairs BC, DE, HL, SP
pp is any of the register pairs BC, DE, IX, SP
rr is any of the register pairs BC, DE, IY, SP.


Flag Notation: * = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown.
† = flag is affected according to the result of the operation.

ROTATES AND SHIFTS

	Source and Destination										(HL)	(IX+d)	(IY+d)	
	A	B	C	D	E	H	L							
'RLC'	CB 07	CB 00	CB 01	CB 02	CB 03	CB 04	CB 05	CB 06	CB 07	CB 08	CB 09	CB d 0E	CB d 0E	FD d 0E
'RRC'	CB 0F	CB 08	CB 09	CB 0A	CB 0B	CB 0C	CB 0D	CB 0E	CB 0F	CB d 0E	CB d 0E	CB d 0E	CB d 0E	FD d 0E
'RL'	CB 17	CB 10	CB 11	CB 12	CB 13	CB 14	CB 15	CB 16	CB 17	CB d 1E	CB d 1E	CB d 1E	CB d 1E	FD d 1E
'RR'	CB 1F	CB 18	CB 19	CB 1A	CB 1B	CB 1C	CB 1D	CB 1E	CB 1F	CB d 1E	CB d 1E	CB d 1E	CB d 1E	FD d 1E
'SLA'	CB 27	CB 20	CB 21	CB 22	CB 23	CB 24	CB 25	CB 26	CB 27	CB d 2E	CB d 2E	CB d 2E	CB d 2E	FD d 2E
'SRA'	CB 2F	CB 28	CB 29	CB 2A	CB 2B	CB 2C	CB 2D	CB 2E	CB 2F	CB d 2E	CB d 2E	CB d 2E	CB d 2E	FD d 2E
'SRL'	CB 3F	CB 38	CB 39	CB 3A	CB 3B	CB 3C	CB 3D	CB 3E	CB 3F	CB d 3E	CB d 3E	CB d 3E	CB d 3E	FD d 3E
'RLD'									ED 6F					
'RRD'									ED 67					

'RLCA'	07
'RRC'	0F
'RLA'	17
'RRA'	1F

TYPE OF ROTATE OR SHIFT



ROTATE AND SHIFT GROUP

Mnemonic	Symbolic Operation	Flags				Op-Code				No. of Bytes	No. of Cycles	No. of M	No. of T	Comments			
		S	Z	H	P/V	N	C	76	543210								
RLCA	$\overline{CY} \rightarrow \overline{A} \leftarrow 0$	*	X	0	X	*	0	1	00	000	111	07	1	1	4	Rotate left circular accumulator	
RLA	$\overline{CY} \rightarrow \overline{A} \leftarrow \overline{A}$	*	X	0	X	*	0	1	00	010	111	17	1	1	4	Rotate left accumulator	
RRCA	$\overline{A} \rightarrow \overline{CY} \leftarrow \overline{A}$	*	X	0	X	*	0	1	00	001	111	0F	1	1	4	Rotate right circular accumulator	
RRA	$\overline{A} \rightarrow \overline{CY} \leftarrow \overline{CY}$	*	X	0	X	*	0	1	00	011	111	1F	1	1	4	Rotate right accumulator	
RLC r		1	1	X	0	X	P	0	1	11	001	011	CB	2	2	8	Rotate left circular register r
RLC (HL)		1	1	X	0	X	P	0	1	11	001	011	CB	2	4	15	r = 000 B 001 C 010 D 011 E 100 H 101 L 111 A
RLC (IX+d)	$\overline{CY} \rightarrow \overline{r, (HL), (IX+d), (IY+d)} \leftarrow \overline{r, (HL), (IX+d), (IY+d)}$	1	1	X	0	X	P	0	1	11	011	101	DD	4	6	23	
RLC (IY+d)		1	1	X	0	X	P	0	1	11	111	101	FD	4	6	23	
RL s	$\overline{CY} \rightarrow \overline{s} \leftarrow \overline{s}, r, (HL), (IX+d), (IY+d)$	1	1	X	0	X	P	0	1	00	000	110					Instruction format and states are as shown for RLC's. To form new Dp-Code replace 000 of RLC's with shown code
RRC s	$\overline{r, (HL), (IX+d), (IY+d)} \rightarrow \overline{CY} \leftarrow \overline{r, (HL), (IX+d), (IY+d)}$	1	1	X	0	X	P	0	1	00	011						
RR s	$\overline{r, (HL), (IX+d), (IY+d)} \rightarrow \overline{CY} \leftarrow \overline{r, (HL), (IX+d), (IY+d)}$	1	1	X	0	X	P	0	1	01	111						
SLA s	$\overline{CY} \rightarrow \overline{s} \leftarrow \overline{s}, r, (HL), (IX+d), (IY+d)$	1	1	X	0	X	P	0	1	10	000						
SRA s	$\overline{r, (HL), (IX+d), (IY+d)} \rightarrow \overline{CY} \leftarrow \overline{r, (HL), (IX+d), (IY+d)}$	1	1	X	0	X	P	0	1	10	011						
SRL s	$0 \rightarrow \overline{CY} \leftarrow \overline{s}, r, (HL), (IX+d), (IY+d)$	1	1	X	0	X	P	0	1	11	111						
RLD	$\overline{A} \leftarrow \overline{b_7-b_0} \leftarrow \overline{b_7-b_4} \leftarrow \overline{b_3-b_0} (HL)$	1	1	X	0	X	P	0	*	11	101	101	ED	2	5	18	Rotate digit left and right between the accumulator and location (HL). The content of the upper half of the accumulator is unaffected
RRD	$\overline{A} \leftarrow \overline{b_7-b_0} \leftarrow \overline{b_7-b_4} \leftarrow \overline{b_3-b_0} (HL)$	1	1	X	0	X	P	0	*	11	101	101	ED	2	5	18	

Flag Notation: * = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown, 1 = flag is affected according to the result of the operation.

BIT MANIPULATION GROUP

BIT	REGISTER ADDRESSING							REG. INDIR.			INDEXED		
	A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)			
TEST 'BIT'	0	CB	CB	CB	CB	CB	CB	CB	DD CB	FD CB			
	47	40	41	42	43	44	45	46	d	d			
	1	CB	CB	CB	CB	CB	CB	CB	DD CB	FD CB			
	4F	48	49	4A	4B	4C	4D	4E	d	d			
	2	CB	CB	CB	CB	CB	CB	CB	DD CB	FD CB			
	57	50	51	52	53	54	55	56	d	d			
	3	CB	CB	CB	CB	CB	CB	CB	DD CB	FD CB			
	5F	58	59	5A	5B	5C	5D	5E	d	d			
4	CB	CB	CB	CB	CB	CB	CB	DD CB	FD CB				
67	60	61	62	63	64	65	66	d	d				
5	CB	CB	CB	CB	CB	CB	CB	DD CB	FD CB				
6F	68	69	6A	6B	6C	6D	6E	d	d				
6	CB	CB	CB	CB	CB	CB	CB	DD CB	FD CB				
77	70	71	72	73	74	75	76	d	d				
7	CB	CB	CB	CB	CB	CB	CB	DD CB	FD CB				
7F	78	79	7A	7B	7C	7D	7E	d	d				
RESET 'RES'	0	CB	CB	CB	CB	CB	CB	CB	DD CB	FD CB			
	87	80	81	82	83	84	85	86	d	d			
	1	CB	CB	CB	CB	CB	CB	CB	DD CB	FD CB			
	8F	88	89	8A	8B	8C	8D	8E	d	d			
	2	CB	CB	CB	CB	CB	CB	CB	DD CB	FD CB			
	97	90	91	92	93	94	95	96	d	d			
	3	CB	CB	CB	CB	CB	CB	CB	DD CB	FD CB			
	9F	98	99	9A	9B	9C	9D	9E	d	d			
4	CB	CB	CB	CB	CB	CB	CB	DD CB	FD CB				
A7	A0	A1	A2	A3	A4	A5	A6	d	d				
5	CB	CB	CB	CB	CB	CB	CB	DD CB	FD CB				
AF	A8	A9	AA	AB	AC	AD	AE	d	d				
6	CB	CB	CB	CB	CB	CB	CB	DD CB	FD CB				
B7	B0	B1	B2	B3	B4	B5	B6	d	d				
7	CB	CB	CB	CB	CB	CB	CB	DD CB	FD CB				
BF	B8	B9	BA	BB	BC	BD	BE	d	d				
SET 'SET'	0	CB	CB	CB	CB	CB	CB	CB	DD CB	FD CB			
	C7	C0	C1	C2	C3	C4	C5	C6	d	d			
	1	CB	CB	CB	CB	CB	CB	CB	DD CB	FD CB			
	CF	C8	C9	CA	CB	CC	CD	CE	d	d			
	2	CB	CB	CB	CB	CB	CB	CB	DD CB	FD CB			
	D7	D0	D1	D2	D3	D4	D5	D6	d	d			
	3	CB	CB	CB	CB	CB	CB	CB	DD CB	FD CB			
	DF	D8	D9	DA	DB	DC	DD	DE	d	d			
4	CB	CB	CB	CB	CB	CB	CB	DD CB	FD CB				
E7	E0	E1	E2	E3	E4	E5	E6	d	d				
5	CB	CB	CB	CB	CB	CB	CB	DD CB	FD CB				
EF	E8	E9	EA	EB	EC	ED	EE	d	d				
6	CB	CB	CB	CB	CB	CB	CB	DD CB	FD CB				
F7	F0	F1	F2	F3	F4	F5	F6	d	d				
7	CB	CB	CB	CB	CB	CB	CB	DD CB	FD CB				
FF	F8	F9	FA	FB	FC	FD	FE	d	d				

BIT SET, RESET AND TEST GROUP

Mnemonic	Symbolic Operation	Flags							Op-Code			No. of Bytes	No. of Cycles	No. of States	Comments	
		S	Z	H	P/V	N	C	76	543	210	Hex					
BIT b, r	Z - Tb	X	1	X	1	X	X	0	*	11	001	011	01	b	r	
BIT b, (HL)	Z - (HL)b	X	1	X	1	X	X	0	*	11	001	011	01	b	110	
BIT b, (IX+d)	Z - (IX+d)b	X	1	X	1	X	X	0	*	11	011	101	01	b	110	
BIT b, (IY+d)	Z - (IY+d)b	X	1	X	1	X	X	0	*	11	111	101	01	b	110	Bit Tested
										11	001	011				
										-	d	-				
										01	b	110				
SET b, r	Tb - 1	*	*	X	*	X	*	*	*	11	001	011	01	b	r	
SET b, (HL)	(HL)b - 1	*	*	X	*	X	*	*	*	11	001	011	01	b	110	
SET b, (IX+d)	(IX+d)b - 1	*	*	X	*	X	*	*	*	11	011	101	01	b	110	
SET b, (IY+d)	(IY+d)b - 1	*	*	X	*	X	*	*	*	11	111	101	01	b	110	
										11	001	011				
										-	d	-				
RES b, s	Tb - 0, s= r, (HL), (IX+d), (IY+d)	*	*	X	*	X	*	*	*	10						

Notes: The notation Tb indicates bit b (0 to 7) or location s.

Flag Notation: * = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown, ! = flag is affected according to the result of the operation.

To form new Op-Code replace [1] of SET b, s with [0]. Flag and time states for SET instruction

JUMP GROUP

CONDITION

		CONDITION									
		UN COND.	CARRY	NON CARRY	ZERO	NON ZERO	PARITY EVEN	PARITY ODD	SIGN NEG.	SIGN POS.	RES. R/S
JUMP 'JP'	IMMED. EXT.	mn	C3 R	DA R	D2 R	CA R	C2 R	EA R	E2 R	FA R	F2 R
JUMP 'JR'	RELATIVE	PC - e	18 e 2	3B e 2	30 e 2	2B e 2	20 e 2				
JUMP 'JP'		(HL)	E9								
JUMP 'JP'	REG. INDIR.	(IX)	DD E9								
JUMP 'JP'		(IY)	FD E9								
DECREMENT B. JUMP IF NON ZERO 'DJNZ'	RELATIVE	PC - e									10 e 2

JUMP GROUP

Mnemonic	Symbolic Operation	Flags						Op-Code			No. of Bytes	No. of Cycles	M/No. of States	Comments		
		S	Z	H	P/V	N	C	7B	543	210						
JP mn	PC - mn	*	*	X	*	X	*	*	*	*	11 000 011	C3	3	3	10	
JP cc, mn	If condition cc is true PC - mn, otherwise continue	*	*	X	*	X	*	*	*	*	11 000 011		3	3	10	cc
																000
																001
																010
JR e	PC - PC + e	*	*	X	*	X	*	*	*	*	00 011 000	1B	2	3	12	100
																101
																110
																111
JR C, e	If C = 0, continue If C = 1, PC - PC + e	*	*	X	*	X	*	*	*	*	00 111 000	3B	2	2	7	If condition not met
JR NC, e	If C = 1, continue If C = 0, PC - PC + e	*	*	X	*	X	*	*	*	*	00 110 000	30	2	2	7	If condition not met
JR Z, e	If Z = 0, continue If Z = 1, PC - PC + e	*	*	X	*	X	*	*	*	*	00 101 000	2B	2	2	7	If condition not met
JR NZ, e	If Z = 1, continue If Z = 0, PC - PC + e	*	*	X	*	X	*	*	*	*	00 100 000	20	2	2	7	If condition not met
JP (HL)	PC - HL	*	*	X	*	X	*	*	*	*	11 101 001	E9	1	1	4	
JP (IX)	PC - IX	*	*	X	*	X	*	*	*	*	11 011 101	DD	2	2	8	
JP (IY)	PC - IY	*	*	X	*	X	*	*	*	*	11 111 101	FD	2	2	8	
DJNZ, e	B - B-1 If B = 0, continue	*	*	X	*	X	*	*	*	*	00 010 000	10	2	2	8	If B = 0
	If B ≠ 0, PC - PC + e												2	3	13	If B ≠ 0

Notes: * represents the extension in the relative addressing mode.

e is a signed two's complement number in the range <-126, 125>
e2 in the op-code provides an effective address of pc+e as PC is
incremented by 2 prior to the addition of a.

Flag Notation: * = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,
I = flag is affected according to the result of the operation.

CALL AND RETURN GROUP

CONDITION

'CALL'	IMMED. EXT.	nn	CONDITION										REG. B # 0
			UN-COND.	CARRY	NON CARRY	ZERO	NON ZERO	PARITY EVEN	PARITY ODD	SIGN NEG.	SIGN POS.		
RETURN 'RET'	REGISTER INDIR.	(SP) (SP+1)	CD	DC	D4	CC	D4	EC	E4	FC	F4		
RETURN FROM INT 'RETI'	REGISTER INDIR.	(SP) (SP+1)	ED	4D									
RETURN FROM NON MASKABLE INT 'RETN'	REGISTER INDIR.	(SP) (SP+1)	ED	45									

NOTE - CERTAIN FLAGS HAVE MORE THAN ONE PURPOSE. REFER TO Z80 CPU TECHNICAL MANUAL FOR DETAILS.

RESTART GROUP

		OP CODE	
C A L L A D D R E S S	0000 _H	C7	'RST 0'
	0008 _H	CF	'RST 8'
	0010 _H	D7	'RST 16'
	0018 _H	DF	'RST 24'
	0020 _H	E7	'RST 32'
	0028 _H	EF	'RST 40'
	0030 _H	F7	'RST 48'
	0038 _H	FF	'RST 56'

CALL AND RETURN GROUP

Mnemonic	Symbolic Operation	Flags								Op-Code		No. of Bytes	No. of Cycles	No. of States	Comments
		S	Z	H	P/V	N	C	76	543 210	Hex					
CALL nn	(SP-1) - PC _H (SP-2) - PC _L PC - nn	*	X	*	X	*	*	*	*	11 001 101	CD	3	5	17	
CALL cc, nn	If condition cc is false continue, otherwise same as CALL nn	*	X	*	X	*	*	*	*	11 cc 100		3	3	10	If cc is false
										- n - - n -		3	5	17	If cc is true
RET	PC _L - (SP) PC _H - (SP+1)	*	X	*	X	*	*	*	*	11 001 001	C9	1	3	10	
RET cc	If condition cc is false continue, otherwise same as RET	*	X	*	X	*	*	*	*	11 cc 000		1	1	5	If cc is false
RETI	Return from interrupt									11 101 101	ED	2	4	14	If cc is true cc Condition 000 NZ non zero 001 Z zero 010 NC non carry 011 C carry 100 PO parity odd 101 PE parity even 110 P sign positive 111 M sign negative
										01 001 101 01 000 101	4D 45	2	4	14	
RETN ¹	Return from non maskable interrupt	*	X	*	X	*	*	*	*	11 101 101	ED	2	4	14	
RST p	(SP-1) - PC _H (SP-2) - PC _L PC _H - 0 PC _L - p	*	X	*	X	*	*	*	*	11 1 111		1	3	11	

¹RETN loads IFF₂ - IFF₁

Flag Notation: * = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown, † = flag is affected according to the result of the operation.

f	p
000	00H
001	08H
010	10H
011	18H
100	20H
101	28H
110	30H
111	38H

INPUT GROUP

INPUT DESTINATION

		PORT ADDRESS				
		IMMED.	REG. INDIR.			
		n	(C)			
INPUT 'IN'	R E G	A	DB n	ED 78	ED 78	
		B		ED 40	ED 40	
	A D D R E S S	C			ED 48	ED 48
		D			ED 50	ED 50
		E			ED 58	ED 58
		H			ED 60	ED 60
	I N G	L			ED 68	ED 68
					ED A2	ED A2
	'IN1' - INPUT & Inc HL, Dec B				ED ED	ED ED
	'INIR' - INP, Inc HL, Dec B, REPEAT IF B#0		REG. INDIR.	(HL)	ED B2	ED B2
'IND' - INPUT & Dec HL, Dec B				ED AA	ED AA	
'INDR' - INPUT, Dec HL, Dec B, REPEAT IF B#0				ED BA	ED BA	

BLOCK INPUT COMMANDS

OUTPUT GROUP

SOURCE

		REGISTER								REG. INDIR.
		A	B	C	D	E	H	L	(HL)	
'OUT'	IMMED.	n	D3 n							
	REG. INDIR.	(C)	ED 79	ED 41	ED 49	ED 51	ED 59	ED 61	ED 69	
'OUT' - OUTPUT Inc HL, Dec B	REG. INDIR.	(C)								ED A3
'OTIR' - OUTPUT, Inc HL, Dec B, REPEAT IF B#0	REG. INDIR.	(C)								ED B3
'OUTD' - OUTPUT Dec HL, Dec B	REG. INDIR.	(C)								ED AB
'OTDR' - OUTPUT, Dec HL, Dec B, REPEAT IF B # 0	REG. INDIR.	(C)								ED BB

BLOCK OUTPUT COMMANDS

PORT DESTINATION ADDRESS

INPUT AND OUTPUT GROUP

Mnemonic	Symbolic Operation	Flags								Op Code			No. of Bytes	No. of Cycles	No. of M States	No. of T States	Comments
		S	Z	H	N	P	V	N	C	76	543	210					
IN A, (n)	A - (n)	*	*	X	*	X	*	*	*	*	*	11 011 011	DB	2	3	11	n to Ag ~ A7 Acc to Ag ~ A15
IN r, (C)	r - (C) if r = 110 only the flags will be affected	1	1	1	1	X	P	0	*	*	*	11 101 101 01 r 000	ED	2	3	12	C to Ag ~ A7 B to Ag ~ A15
INI	(HL) - (C) B - B - 1 HL - HL + 1	X	1	X	X	X	X	X	1	*	*	11 101 101 10 100 010	ED A2	2	4	16	C to Ag ~ A7 B to Ag ~ A15
INIR	(HL) - (C) B - B - 1 HL - HL + 1 Repeat until B = 0	X	1	X	X	X	X	X	1	*	*	11 101 101 10 110 010	ED B2	2	5	21	C to Ag ~ A7 B to Ag ~ A15 (# B # 0)
IND	(HL) - (C) B - B - 1 HL - HL - 1	X	1	X	X	X	X	X	1	*	*	11 101 101 10 101 010	ED AA	2	4	16	C to Ag ~ A7 B to Ag ~ A15
INDR	(HL) - (C) B - B - 1 HL - HL - 1 Repeat until B = 0	X	1	X	X	X	X	X	1	*	*	11 101 101 10 111 010	ED BA	2	5	21	C to Ag ~ A7 B to Ag ~ A15 (# B # 0)
OUT (n), A	(n) - A	*	*	X	*	X	*	*	*	*	*	11 010 011 n -	D3	2	3	11	n to Ag ~ A7 Acc to Ag ~ A15
OUT (C), r	(C) - r	*	*	X	*	X	*	*	*	*	*	11 101 101 01 r 001	ED	2	3	12	C to Ag ~ A7 B to Ag ~ A15
OUTI	(C) - (HL) B - B - 1 HL - HL + 1	X	1	X	X	X	X	X	1	*	*	11 101 101 10 100 011	ED A3	2	4	16	C to Ag ~ A7 B to Ag ~ A15
OTIR	(C) - (HL) B - B - 1 HL - HL + 1 Repeat until B = 0	X	1	X	X	X	X	X	1	*	*	11 101 101 10 110 011	ED B3	2	5	21	C to Ag ~ A7 B to Ag ~ A15 (# B # 0)
OUTD	(C) - (HL) B - B - 1 HL - HL - 1	X	1	X	X	X	X	X	1	*	*	11 101 101 10 101 011	ED AB	2	4	16	C to Ag ~ A7 B to Ag ~ A15
OTDR	(C) - (HL) B - B - 1 HL - HL - 1 Repeat until B = 0	X	1	X	X	X	X	X	1	*	*	11 101 101 10 111 011	ED BB	2	5	21	C to Ag ~ A7 B to Ag ~ A15 (# B # 0)

Notes: (1) If the result of B - 1 is zero the Z flag is set, otherwise it is reset.

Flag Notation: * = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown, 1 = flag is affected according to the result of the operation.

MASKABLE (INT)

Mode 0


Place instruction onto Data Bus during $\overline{INTA} = \overline{MI} \cdot \overline{IORQ}$ like 8080A

Mode 1

Restart to $38H$ or $5610H$ (RST 56H)

Mode 2

Used by Z80 Peripherals



NON MASKABLE (NMI)

Restart to $66H$ or $10210H$

INTERRUPT ENABLE/DISABLE FLIP-FLOPS

Action	IFF ₁	IFF ₂	
CPU Reset	0	0	
DI	0	0	
EI	1	1	
LD A, I	*	*	IFF ₂ - Parity flag
LD A, R	*	*	IFF ₂ - Parity flag
Accept \overline{NMI}	0	*	
RETN	IFF ₂	*	IFF ₂ - IFF ₁
Accept \overline{INT}	0	0	
RETI	*	*	

* * indicates no change

REGISTER SELECTION

SELECT LINES		REGISTER SELECTED
C/D	B/A	
0	0	A Data
0	1	B Data
1	0	A Control
1	1	B Control

LOAD INTERRUPT VECTOR

D7							D0	
V7	V6	V5	V4	V3	V2	V1	0	Control Register

SET OPERATING MODE

D7							D0	
M1	M0	X	X	1	1	1	1	Control Register
Mode Number		M1	M0	Mode				
0		0	0	Output				
1		0	1	Input				
2		1	0	Bidirectional				
3		1	1	Bit Control				

If Mode 3 selected, the next control word to the PIO is

D7							D0	
I/O ₇	I/O ₆	I/O ₅	I/O ₄	I/O ₃	I/O ₂	I/O ₁	I/O ₀	Control Register

I/O = 1 Sets bit to Input

I/O = 0 Sets bit to Output

SET INTERRUPT CONTROL

D7							D0	
Int Enable	AND/OR	High/Low	Mask Follows	0	1	1	1	Control Register

In Mode 3 if Mask follows = 1, the next control word to the PIO is

D7							D0	
MB ₇	MB ₆	MB ₅	MB ₄	MB ₃	MB ₂	MB ₁	MB ₀	Control Register

MB = 0 Monitor the bit

MB = 1 Mask the bit

ENABLE / DISABLE INTERRUPTS

D7							D0	
Int Enable	X	X	X	0	0	1	1	Control Register

CTC PROGRAMMING SUMMARY

REGISTER SELECTION


SELECT LINES		CHANNEL SELECTED	PRIORITY
CS ₁	CS ₀		
0	0	0	Highest
0	1	1	
*1	0	2	
1	1	3	Lowest

READ = DOWN COUNTER

WRITE = CONTROL REGISTER

LOAD INTERRUPT VECTOR


CS₀ = CS₁ = 0



Control Register


XX is the binary equivalent of interrupting channel number

SET OPERATING MODE



Control Register

If Load Time Constant = 1 the next control word is the Time Constant:



CTC Channel interrupts when 01_H is decremented to 00_H

Time Content	Decimal counts to interrupt
01 _H	1
-	-
-	-
FF _H	255
00 _H	256


SIO PROGRAMMING SUMMARY

CHANNEL SELECTION


C/D	B/A	FUNCTION
0	0	Channel A Data
0	1	Channel B Data
1	0	Channel A Commands/Status
1	1	Channel B Commands/Status

READ REGISTERS

READ REGISTER 0




READ REGISTER 2*



*Can Only Be Read By Channel B

READ REGISTER 1



WRITE REGISTERS

WRITE REGISTER 0

D7	D6	D5	D4	D3	D2	D1	D0	
					0	0	0	REGISTER 0
					0	0	1	REGISTER 1
					0	1	0	REGISTER 2
					0	1	1	REGISTER 3
					1	0	0	REGISTER 4
					1	0	1	REGISTER 5
					1	1	0	REGISTER 6
					1	1	1	REGISTER 7
		0	0	0				NULL CODE
		0	0	1				SEND ABORT (SDLC)
		0	1	0				RESET EXT. STATUS INTERRUPTS
		0	1	1				CHANNEL RESET
		1	0	0				RESET R _x INT ON FIRST CHARACTER
		1	0	1				RESET R _x INT PENDING
		1	1	0				ERROR RESET
		1	1	1				RETURN FROM INT (CH-A ONLY)
		0	0					NULL CODE
		0	1					RESET R _x CRC CHECKER
		1	0					RESET T _x CRC GENERATOR
		1	1					RESET CRC/SYNCS SENT/SENDING LATCH

WRITE REGISTER 1

D7	D6	D5	D4	D3	D2	D1	D0	
								EXT. INT ENABLE
								T _x INT ENABLE
								STATUS AFFECTS VECTOR
					0	0		R _x INT ENABLE
					0	1		R _x INT ON FIRST CHARACTER ONLY ERROR
					1	0		INT ON ALL R _x CHARACTERS (PARITY AFFECTS VECTOR)
					1	1		INT ON ALL R _x CHARACTERS (PARITY DOES NOT AFFECT VECTOR)
								WAIT/READY ON R/T
								WAIT FN/READY FN
								WAIT/READY ENABLE

WRITE REGISTER 2*

D7	D6	D5	D4	D3	D2	D1	D0	
								V0
								V1
								V2
								V3
								V4
								V5
								V6
								V7

INTERRUPT VECTOR

*Can Only Be Written By Channel B

WRITE REGISTER 3

D7	D6	D5	D4	D3	D2	D1	D0	
								R _x ENABLE
								SYNC CHARACTER LOAD INHIBIT
								ADDRESS SEARCH *MODE (SDLC)
								R _x CRC ENABLE
								ENTER HUNT MODE
								AUTO ENABLES
					0	0		R _x 5 BITS/CHARACTER
					0	1		R _x 7 BITS/CHARACTER
					1	0		R _x 6 BITS/CHARACTER
					1	1		R _x 8 BITS/CHARACTER

WRITE REGISTER 4

D7	D6	D5	D4	D3	D2	D1	D0	
								PARITY ENABLE
								PARITY EVEN/ODD
					0	0		SYNC MODES ENABLE
					0	1		1 STOP BIT/CHARACTER
					1	0		1½ STOP BIT/CHARACTER
					1	1		2 STOP BIT/CHARACTER
					0	0		8 BITS SYNC CHARACTER
					0	1		16 BIT SYNC CHARACTER
					1	0		SDLC MODE (01111110 SYNC FLAG)
					1	1		EXTERNAL SYNC MODE
					0	0		X1 CLOCK MODE
					0	1		X16 CLOCK MODE
					1	0		X32 CLOCK MODE
					1	1		X64 CLOCK MODE

WRITE REGISTER 5

D7	D6	D5	D4	D3	D2	D1	D0	
								T _x CRC ENABLE
								RTS
								SDLC/CRC 16
								T _x ENABLE
								SEND BREAK
					0	0		T _x 5 BITS (OR LESS) CHARACTER
					0	1		T _x 6 BITS/CHARACTER
					1	0		T _x 7 BITS/CHARACTER
					1	1		T _x 8 BITS/CHARACTER
								DTR

WRITE REGISTER 6

D7	D6	D5	D4	D3	D2	D1	D0	
								SYNC BIT 0
								SYNC BIT 1
								SYNC BIT 2
								SYNC BIT 3
								SYNC BIT 4 *
								SYNC BIT 5
								SYNC BIT 6
								SYNC BIT 7

*ALSO SDLC ADDRESS FIELD

WRITE REGISTER 7

D7	D6	D5	D4	D3	D2	D1	D0	
								SYNC BIT 8
								SYNC BIT 9
								SYNC BIT 10
								SYNC BIT 11
								SYNC BIT 12 *
								SYNC BIT 13
								SYNC BIT 14
								SYNC BIT 15

*FOR SDLC IT MUST BE PROGRAMMED TO "01111110" FOR FLAG RECOGNITION

STATUS AFFECTS VECTOR (D₂) (FROM WRITE REG 1)

If this mode is selected, the vector returned from an interrupt acknowledge cycle will be variable according to the following:

	V ₃	V ₂	V ₁	
Ch B	0	0	0	Ch B Transmit Buffer Empty
	0	0	1	Ch B External/Status Change
	0	1	0	Ch B Receive Character Available
	0	1	1	Ch B Special Receive Condition
Ch A	1	0	0	Ch A Transmit Buffer Empty
	1	0	1	Ch A External/Status Change
	1	1	0	Ch A Receive Character Available
	1	1	1	Ch A Special Receive Condition

If this bit is 0, the fixed vector programmed in the vector register is returned.