Changes

Jump to: navigation, search

Gate Array

22 bytes added, 9 September
/* Bus arbitration */
In fact, the Gate Array allows the Z80 to access the RAM in only 1 out of every 4 cycles. As a result, all instruction timings are stretched so that they are all multiples of a microsecond (1µs), and this gives an effective CPU clock of 3.3Mhz.
Unlike the ZX Spectrum or the Amiga, where bus arbitration is restricted to the "contended memory" or "chip RAM", on the CPC it also applies to ROM access and to RAM expansions. So the Z80 always runs at the same speed, regardless of the type of memory being accessed.
Last but not least, bus arbitration also applies to I/O access. And memory access is not aligned with I/O access on Z80.
8,990
edits