Changes

Jump to: navigation, search

PAL16L8

103 bytes added, 12 May
/* PAL MMR register */
== PAL MMR register ==
This register controls how the extended RAM is banked into the CPU address space. It doesn't affect the video display at all as the Gate Array can only access the Base 64k page of RAM.
{|{{Prettytable|width: 700px; font-size: 2em;}}
8,326
edits