Changes related to "Gate Array and ASIC Pin-Outs"

Jump to: navigation, search

This is a list of changes made recently to pages linked from a specified page (or to members of a specified category). Pages on your watchlist are bold.

Recent changes options
Legend:
N
This edit created a new page (also see list of new pages)
m
This is a minor edit
b
This edit was performed by a bot
(±123)
The page size changed by this number of bytes
Show last 50 | 100 | 250 | 500 changes in last 1 | 3 | 7 | 14 | 30 days
Show minor edits | Hide bots | Hide anonymous users | Hide registered users | Hide my edits

Show new changes starting from 08:32, 15 July 2024
   
Page name:

13 July 2024

     07:25  PAL16L8‎ (diff | hist) . . (+4). . Phi2x (Talk | contribs) (PAL Type Detection)

9 July 2024

     05:22  Gate Array‎‎ (4 changes | history) . . (+136). . [Phi2x‎ (4×)]
     05:22 (cur | prev) . . (-2). . Phi2x (Talk | contribs) (CSYNC signal)
     05:16 (cur | prev) . . (+6). . Phi2x (Talk | contribs) (CSYNC signal)
     05:14 (cur | prev) . . (-1). . Phi2x (Talk | contribs) (CSYNC signal)
     05:12 (cur | prev) . . (+133). . Phi2x (Talk | contribs) (CSYNC signal)

8 July 2024

     02:42  Gate Array‎ (diff | hist) . . (+4). . Phi2x (Talk | contribs) (Interrupt management)