Changes

Jump to: navigation, search

Gate Array

1 byte removed, 1 July
/* CSYNC */
On CPC, the HSYNC and VSYNC signals are received from the [[CRTC]]. These signals are then modified and merged by the Gate Array into a single CSYNC signal that will be sent to the display.
When CRTC HSYNC is active, the Gate Array immediately outputs the palette colour black. If the HSYNC is set to 14 characters then black will be output for 14µs. The HSYNC pulse width needs to be at least 2µs for Gate Array to change the video mode.
The HSYNC is modified before being sent to the monitor. It only happens after 2µs and stay a maximum of 4µs.
For example, if CRTC R2=46, and CRTC HSYNC width is 14 chars then monitor hsync starts at 48 and lasts only until 51 included.
 
The HSYNC pulse width needs to be at least 2µs for Gate Array to change the video mode.
The VSYNC is also modified before being sent to the monitor. It happens two lines* after the VSYNC from the CRTC and stay two lines (same cut rule if VSYNC is lower than 4). PAL (50Hz) does need two lines VSYNC_width, and 4µs HSYNC_width.
8,993
edits