Changes

Jump to: navigation, search

PSG

No change in size, Yesterday at 23:52
/* PSG Registers */
== PSG Registers ==
The PSG has 16 read/writeable data registers, and a write-only index register. Both the index and data registers are accessed through PIO PPI Port A, depending on the current setting of the BC1 and BDIR bits in [[8255|PPI]] Port C. The four possible combinations are:
0=inactive 2=write data
1=read data 3=write index
8,304
edits