Changes

Jump to: navigation, search

V9990

1 byte removed, 20:45, 6 December 2018
/* Reset = */
* VRAM read/write via registers, 0,1,2 and 3,4,5 and port 0 use *logical* addresses and not physical addresses. Writing in one mode, and then reading back in another can yield different data because the addresses are translated from physical to logical based on the mode.
=== Reset ====
2,562
edits