Changes

Jump to: navigation, search

PAL16L8

No change in size, 4 July
/* PAL I/O port */
== PAL I/O port ==
Note that no settings are stored in the Gate Array itself regarding register 3 (the MMR)register. But the PAL and Gate Array share an I/O port address so that it appears to be the same chip to the programmer.
Bit14 of the PAL selection address can be at 0 or 1 on CPCs equipped with CRTCs 3, 4.
8,337
edits