Changes

8253 chip

10 bytes added, 03:43, 22 February 2010
/* Usage in CPC interfaces */
F4X2h Aleste PPI Port A, ColorSet Timer 2 (FUTURE) (W)
F4X3h Aleste PPI Port A, Timer 0-2 Control Registers (W)
Clock Input for RX/TX is 4MHz, Clock output goes to a [[8251 USART chip]],
Clock Input for FUTURE is HSYNC, Clock output selects 1st/2nd color set,
the FUTURE clock is restarted via GATE=CRTC's "CURSOR" output,
6,388
edits