Changes

*For RAM banking settings see Register 3 of the [[Gate Array]] (Note that no settings are stored in the gate array, but the PAL and gate array share an I/O port address).

*[[Gate Array and ASIC Pin-Outs]]