Changes
PSG
,/* Input Clock Speed */
== Input Clock Speed ==
The PSG is driven by an external clock at 1MHz provided by the Gate Array. The AY chip has an internal clock divider by 8 which means that it works internally at 125KHz, outputting 125,000 samples per secondfor each channel.
== PSG Registers ==
