Home
Random
Watchlist
Settings
Log in
About CPCWiki - THE Amstrad CPC encyclopedia!
Disclaimers
Open main menu
Changes
Gate Array
4 bytes added
,
4 July
/* Controlling the Gate Array */
| 1 || 0 || 1 || style="text-align: center;" | n || Plus || RMR2 || ASIC & Advanced ROM mapping || Unlocked ASIC
|-
| 1 || 1 ||colspan=2 style="text-align: center;" | n || All || MMR ||
Memory
RAM memory
mapping || PAL
|}
← Older edit
Newer edit →
Phi2x
8,996
edits