Open main menu

Changes

CRTC

185 bytes added, 11 November
/* Border bytes */
=== Border bytes ===
 
Despite their 1MHz clock speed, CRTCs 0/2 have been observed to change state at a rate equivalent to 2MHz chips by responding to both the rising and falling edges of each clock cycle.
==== Interline border ====
Phi2x
8,300
edits