Changes

Gate Array

247 bytes added, 31 August
/* Bus arbitration */
In fact, the Gate Array allows the Z80 to access the RAM in only 1 out of every 4 cycles. As a result, all instruction timings are stretched so that they are all multiples of a microsecond (1µs), and this gives an effective CPU clock of 3.3Mhz.
 
Unlike the ZX Spectrum or the Amiga, this bus arbitration is not limited only to the "chip RAM". On the CPC, it also applies to ROM access and to RAM expansions. So the Z80 always run at the same speed, regardless of the memory type it accesses.
<br>
8,994
edits