Changes

Jump to: navigation, search

Gate Array

29 bytes added, 4 July
/* Register RMR2 (ASIC & Advanced ROM mapping) */
|}
The lower ROM address and [[Default I/O Port Summary|ASIC I/O page ]] modes are:
-Mode- ROM address ASIC I/O Page
8,999
edits