




## INSTRUCTION SET

INSTRUCTION	OP	C	B	DESCRIPTION	ADDRESSING
ADC #n	69	2	2	Add with carry to A	Immediate
ADC nn	6D	4	3	Add with carry to A	Absolute
ADC n	65	3	2	Add with carry to A	Zero Page
ADC (n,X)	61	6	2	Add with carry to A	Ind X
ADC (n),Y	71	5+	2	Add with carry to A	Ind Y
ADC n,X	75	4	2	Add with carry to A	Zero Page X
ADC nn,X	7D	4+	3	Add with carry to A	Absolute X
ADC nn,Y	79	4+	3	Add with carry to A	Absolute Y
AND #n	29	2	2	AND to A	Immediate
AND nn	2D	4	3	AND to A	Absolute
AND n	25	3	2	AND to A	Zero Page
AND (n,X)	21	6	2	AND to A	Ind X
AND (n),Y	31	5+	2	AND to A	Ind Y
AND n,X	35	4	2	AND to A	Zero Page X
AND nn,X	3D	4+	3	AND to A	Absolute X
AND nn,Y	39	4+	3	AND to A	Absolute Y
ASL nn	0E	6	3	Arithmetic shift left	Absolute
ASL n	06	5	2	Arithmetic shift left	Zero Page
ASL A	0A	2	1	Arithmetic shift left	Accumulator
ASL n,X	16	6	2	Arithmetic shift left	Zero Page X
ASL nn,X	1E	7	3	Arithmetic shift left	Absolute X
BCC n	90	2+	2	Branch if carry clear (C=0)	Relative
BCS n	B0	2+	2	Branch if carry set (C=1)	Relative
BEQ n	F0	2+	2	Branch if equal (Z=1)	Relative
BNE n	D0	2+	2	Branch if not equal (Z=0)	Relative
BMI n	30	2+	2	Branch if minus (N=1)	Relative
BPL n	10	2+	2	Branch if plus (N=0)	Relative
BVC n	50	2+	2	Branch if ovfl clear (V=0)	Relative
BVS n	70	2+	2	Branch if ovfl set (V=1)	Relative
BIT nn	2C	4	3	AND with A (A unchanged)	Absolute
BIT n	24	3	2	AND with A (A unchanged)	Zero Page
BRK	00	7	1	Break (force interrupt)	None
CLC	18	2	1	Clear carry	None
CLD	D8	2	1	Clear decimal mode	None
CLI	58	2	1	Clear IRQ disable	None
CLV	B8	2	1	Clear overflow	None
CMP #n	C9	2	2	Compare with A	Immediate
CMP nn	CD	4	3	Compare with A	Absolute
CMP n	C5	3	2	Compare with A	Zero Page
CMP (n,X)	C1	6	2	Compare with A	Ind X
CMP (n),Y	D1	5+	2	Compare with A	Ind Y
CMP n,X	D5	4	2	Compare with A	Zero Page X
CMP nn,X	DD	4+	3	Compare with A	Absolute X
CMP nn,Y	D9	4+	3	Compare with A	Absolute Y
CPX #n	E0	2	2	Compare with X	Immediate
CPX nn	EC	4	3	Compare with X	Absolute
CPX n	E4	3	2	Compare with X	Zero Page
CPY #n	C0	2	2	Compare with Y	Immediate
CPY nn	CC	4	3	Compare with Y	Absolute
CPY n	C4	3	2	Compare with Y	Zero Page
DEC nn	CE	6	3	Decrement by one	Absolute
DEC n	C6	5	2	Decrement by one	Zero Page
DEC n,X	D6	6	2	Decrement by one	Zero Page X
DEC nn,X	DE	7	3	Decrement by one	Absolute X
DEX	CA	2	1	Decrement X by one	None
DEY	88	2	1	Decrement Y by one	None
EOR #n	49	2	2	XOR to A	Immediate
EOR nn	4D	4	3	XOR to A	Absolute
EOR n	45	3	2	XOR to A	Zero Page
EOR (n,X)	41	6	2	XOR to A	Ind X
EOR (n),Y	51	5+	2	XOR to A	Ind Y
EOR n,X	55	4	2	XOR to A	Zero Page X
EOR nn,X	5D	4+	3	XOR to A	Absolute X
EOR nn,Y	59	4+	3	XOR to A	Absolute Y
INC nn	EE	6	3	Increment by one	Absolute
INC n	E6	5	2	Increment by one	Zero Page
INC n,X	F6	6	2	Increment by one	Zero Page X
INC nn,X	FE	7	3	Increment by one	Absolute X
INX	E8	2	1	Increment X by one	None
INY	C8	2	1	Increment Y by one	None
JMP nn	4C	3	3	Jump to new location	Absolute
JMP (nn)	6C	5	3	Jump to new location	Indirect
JSR nn	20	6	3	Jump to subroutine	Absolute

INSTRUCTION	OP	C	B	DESCRIPTION	ADDRESSING
LDA #n	A9	2	2	Load A	Immediate
LDA nn	AD	4	3	Load A	Absolute
LDA n	A5	3	2	Load A	Zero Page
LDA (n,X)	A1	6	2	Load A	Ind X
LDA (n),Y	B1	5+	2	Load A	Ind Y
LDA n,X	B5	4	2	Load A	Zero Page X
LDA nn,X	BD	4+	3	Load A	Absolute X
LDA nn,Y	B9	4+	3	Load A	Absolute Y
LDX #n	A2	2	2	Load X	Immediate
LDX nn	AE	4	3	Load X	Absolute
LDX n	A6	3	2	Load X	Zero Page
LDX nn,Y	BE	4+	3	Load X	Absolute Y
LDX n,Y	B6	4	2	Load X	Zero Page Y
LDY #n	A0	2	2	Load Y	Immediate
LDY nn	AC	4	3	Load Y	Absolute
LDY n	A4	3	2	Load Y	Zero Page
LDY n,X	B4	4	2	Load Y	Zero Page X
LDY nn,X	BC	4+	3	Load Y	Absolute X
LSR nn	4E	6	3	Logical shift right	Absolute
LSR n	46	5	2	Logical shift right	Zero Page
LSR A	4A	2	1	Logical shift right	Accumulator
LSR n,X	56	6	2	Logical shift right	Zero Page X
LSR nn,X	5E	7	3	Logical shift right	Absolute X
NOP	EA	2	1	No operation	None
ORA #n	09	2	2	OR to A	Immediate
ORA nn	0D	4	3	OR to A	Absolute
ORA n	05	3	2	OR to A	Zero Page
ORA (n,X)	01	6	2	OR to A	Ind X
ORA (n),Y	11	5+	2	OR to A	Ind Y
ORA n,X	15	4	2	OR to A	Zero Page X
ORA nn,X	1D	4+	3	OR to A	Absolute X
ORA nn,Y	19	4+	3	OR to A	Absolute Y
PHA	48	3	1	Push A onto stack	None
PHP	08	3	1	Push P onto stack	None
PLA	68	4	1	Pull (pop) A from stack	None
PLP	28	4	1	Pull (pop) P from stack	None
ROL nn	2E	6	3	Rotate left through carry	Absolute
ROL n	26	5	2	Rotate left through carry	Zero Page
ROL A	2A	2	1	Rotate left through carry	Accumulator
ROL n,X	36	6	2	Rotate left through carry	Zero Page X
ROL nn,X	3E	7	3	Rotate left through carry	Absolute X
ROR nn	6E	6	3	Rotate right through carry	Absolute
ROR n	66	5	2	Rotate right through carry	Zero Page
ROR A	6A	2	1	Rotate right through carry	Accumulator
ROR n,X	76	6	2	Rotate right through carry	Zero Page X
ROR nn,X	7E	7	3	Rotate right through carry	Absolute X
RTI	40	6	1	Return from interrupt	None
RTS	60	6	1	Return from subroutine	None
SBC #n	E9	2	2	Subtract with borrow from A	Immediate
SBC nn	ED	4	3	Subtract with borrow from A	Absolute
SBC n	E5	3	2	Subtract with borrow from A	Zero Page
SBC (n,X)	E1	6	2	Subtract with borrow from A	Ind X
SBC (n),Y	F1	5+	2	Subtract with borrow from A	Ind Y
SBC n,X	F5	4	2	Subtract with borrow from A	Zero Page X
SBC nn,X	FD	4+	3	Subtract with borrow from A	Absolute X
SBC nn,Y	F9	4+	3	Subtract with borrow from A	Absolute Y
SEC	38	2	1	Set carry	None
SED	F8	2	1	Set decimal mode	None
SEI	78	2	1	Set IRQ disable	None
STA nn	8D	4	3	Store A	Absolute
STA n	85	3	2	Store A	Zero Page
STA (n,X)	81	6	2	Store A	Ind X
STA (n),Y	91	6	2	Store A	Ind Y
STA n,X	95	4	2	Store A	Zero Page X
STA nn,X	9D	5	3	Store A	Absolute X
STA nn,Y	99	5	3	Store A	Absolute Y
STX nn	8E	4	3	Store X	Absolute
STX n	86	3	2	Store X	Zero Page
STX n,Y	96	4	2	Store X	Zero Page Y
STY nn	8C	4	3	Store Y	Absolute
STY n	84	3	2	Store Y	Zero Page
STY n,X	94	4	2	Store Y	Zero Page X
TAX	AA	2	1	Transfer A to X	None
TAY	A8	2	1	Transfer A to Y	None
TSX	BA	2	1	Transfer S to X	None
TXA	8A	2	1	Transfer X to A	None
TXS	9A	2	1	Transfer X to S	None
TYA	98	2	1	Transfer Y to A	None

### Instruction Notes

ADC	A+DATA+C → A
BRK	Ignore I flag. Set B=1 Push return address+1 Push P Jump to IRQ vector
JSR	Push return address-1 Jump absolute
RTI	Pop P, Pop PC
RTS	Pop PC, Increment PC
SBC	A-DATA-C → A



### Added Cycle Time

A (+) in the (C) column for branch instructions means: Add 0 if branch not taken. Add 1 if taken within page. Add 2 if taken across pages.

A (+) in the (C) column for other instructions means: Add 1 if indexing across page boundary

- ### Assembler Symbols
- .
  - # Assembler directive
  - \$ Immediate addressing
  - Hex number prefix
  - @ Octal number prefix
  - % Binary number prefix
  - % ASCII character prefix
  - () Indirect addressing
  - ;
  - In col 1 for comment

### Intentionally Blank

DO NOT PLACE ON HOT SURFACES

COPYRIGHT © 1980 AND PUBLISHED BY MICRO LOGIC CORP. POB 174, HACKENSACK, N.J. 07602 WORLD COPYRIGHT 1980 ALL RIGHTS RESERVED-PRINTED IN U.S.A.

WHILE PREPARED WITH EXTREME CARE, THERE ARE NO WARRANTIES EXPRESS OR IMPLIED AS TO MERCHANTABILITY OR FITNESS FOR PURPOSE.

MICRO CHART AUTHOR: JAMES D. LEWIS



6502 (65XX)

MICROPROCESSOR INSTANT REFERENCE CARD

MICRO CHART

Hex to Instruction Conversion

Table for Hex to Instruction Conversion showing instruction mnemonics and their corresponding hex values for various operand combinations.

Memory Map

Memory Map table showing address ranges for Zero Page, Data & Stack, RAM/I/O ROM, NMI Vector, Res Vector, and IRQ Vector.

\*In systems with < 512 bytes of RAM the hardware can ignore signal AB8, moving stack into page zero.

Status Flags

Status Flags table with MSB and LSB bits: NV, B, D, I, Z, C. Includes definitions for N, V, B, D, I, Z, C.

Note: above is true when flag = 1.

Overflow normally signifies arithmetic result is out of range.

When D=1, only ADC and SBC use decimal (BCD) arithmetic.

Effect on Flags

Table showing the effect of various instructions on the status flags (NV, B, D, I, Z, C).

- Legend for flag effects: 1 If in decimal mode Z flag is invalid. 2 N = data bit 7, V = data bit 6, Z = AND result. 3 C = borrow. Note: unlisted instructions have no effect on flags.

Addressing Modes

Note: Full 2 byte addresses in code, stack, and data areas are stored low byte followed by high byte. Thus, in hex, JMP \$1234 is: 4C 34 12

Table of Addressing Modes with columns for Form, Addressing, and Description.

\*n+X is computed discarding any carry. \*\*2 bytes must not cross page boundary.

ASCII Character Set

ASCII Character Set table mapping hex values to characters and control codes.

Interrupts

IRQ is low level sensitive. NMI is falling edge sensitive. Reset sets I=1. Interrupts are processed by: 1. Push PC of unexecuted instruction. 2. Push P. 3. I=1. 4. Jump via appropriate vector.

Miscellaneous

S points to next free byte of stack. Stack push decrements S. In pushing PC, high byte is pushed first. Pre 6/76 chips have no ROR instruction. 65XX is a totally software compatible family.

This card is based on specifications from MOS Technology, Inc.

Abbreviations

B = number of Bytes, C = number of Cycles, also Carry. n = 1 byte quantity, nn = 2 byte quantity. IRQ = Interrupt ReQuest, NMI = Non Maskable Interrupt, RES = REset, XOR = exclusive OR.

A.P.S.X.Y.PC=see "Registers" N.V.B.D.I,Z,C = see "Status Flags" #,\$@%(): = see "Assembler Symbols"

Registers

Registers table listing ACCUMULATOR, Y INDEX REG, X INDEX REG, PROGRAM COUNTER, STACK PNTR, and FLAGS.

A, Y, X, S, P = 1 byte. Only PC is 2 bytes.

Unsigned Comparisons

Unsigned Comparisons table showing results for A < n, A = n, A > n, A >= n, A <= n.


example: CMP #n YES represents label for code to be executed if condition is true. For > & <, test requires both instructions.

Internally, A-n is computed to determine N,Z,C flags.

Hex and Decimal Conversion

Hex and Decimal Conversion table mapping hex digits to decimal values.

6502 Pins



100% PLASTIC

INSTANT ACCESS

FOR SALE